Inventor · disambiguated record
Patrick J. Meaney
Also filed as: MEANEY PATRICK · MEANEY PATRICK J · MEANEY PATRICK JAMES
138 granted patents·8 pending applications·1,284 citations·filing 1993–2023
99Inventor score
Top patents by PatentIndex Score
146 records- 0199US8775858B2Heterogeneous recovery in a redundant memory systemIBM·Filed 2013·Granted Jul 8, 2014·297 cites·5 claims
- 0297US8832324B1First-in-first-out queue-based command spreadingIBM·Filed 2013·Granted Sep 9, 2014·68 cites·20 claims
- 0395US11200119B2Low latency availability in degraded redundant array of independent memoryIBM·Filed 2020·Granted Dec 14, 2021·4 cites·19 claims
- 0495US8522122B2Correcting memory device and memory channel failures in the presence of known memory device failuresALVES LUIZ C·Filed 2011·Granted Aug 27, 2013·31 cites·1 claims
- 0593US10303545B1High efficiency redundant array of independent memoryIBM·Filed 2017·Granted May 28, 2019·11 cites·20 claims
- 0693US8484529B2Error correction and detection in a redundant memory systemALVES LUIZ C·Filed 2010·Granted Jul 9, 2013·25 cites·20 claims
- 0792US10606692B2Error correction potency improvement via added burst beats in a dram access cycleIBM·Filed 2017·Granted Mar 31, 2020·8 cites·14 claims
- 0891US11379123B2Address/command chip synchronized autonomous data chip address sequencer for a distributed buffer memory systemIBM·Filed 2021·Granted Jul 5, 2022·2 cites·17 claims
- 0991US9430418B2Synchronization and order detection in a memory systemIBM·Filed 2013·Granted Aug 30, 2016·11 cites·17 claims
- 1090US10489069B2Address/command chip synchronized autonomous data chip address sequencer for a distributed buffer memory systemIBM·Filed 2017·Granted Nov 26, 2019·5 cites·25 claims
- 1190US9495231B2Reestablishing synchronization in a memory systemIBM·Filed 2016·Granted Nov 15, 2016·6 cites·1 claims
- 1290US8195986B2Method, system and computer program product for processing error information in a systemMEANEY PATRICK J·Filed 2008·Granted Jun 5, 2012·26 cites·15 claims
- 1389US9146864B2Address mapping including generic bits for universal addressing independent of memory typeIBM·Filed 2013·Granted Sep 29, 2015·12 cites·19 claims
- 1489US8914708B2Bad wordline/array detection in memoryMEANEY PATRICK J·Filed 2012·Granted Dec 16, 2014·11 cites·11 claims
- 1589US8843806B2Dynamic graduated memory device protection in redundant array of independent memory (RAIM) systemsMEANEY PATRICK J·Filed 2012·Granted Sep 23, 2014·13 cites·13 claims
- 1689US8364899B2User-controlled targeted cache purgeIBM·Filed 2010·Granted Jan 29, 2013·13 cites·17 claims
- 1789US7502986B2Method and apparatus for collecting failure information on error correction code (ECC) protected dataIBM·Filed 2005·Granted Mar 10, 2009·15 cites·4 claims
- 1887US11646861B2Low-latency, high-availability and high-speed SerDes interface having multiple synchronization modesIBM·Filed 2021·Granted May 9, 2023·2 cites·25 claims
- 1987US10395698B2Address/command chip controlled data chip address sequencing for a distributed memory buffer systemIBM·Filed 2017·Granted Aug 27, 2019·4 cites·14 claims
- 2087US9946595B2Reducing uncorrectable errors based on a history of correctable errorsIBM·Filed 2015·Granted Apr 17, 2018·4 cites·18 claims
- 2187US9594647B2Synchronization and order detection in a memory systemIBM·Filed 2016·Granted Mar 14, 2017·4 cites·1 claims
- 2287US9318171B2Dual asynchronous and synchronous memory systemIBM·Filed 2014·Granted Apr 19, 2016·8 cites·12 claims
- 2387US9142272B2Dual asynchronous and synchronous memory systemIBM·Filed 2013·Granted Sep 22, 2015·9 cites·8 claims
- 2486US10558519B2Power-reduced redundant array of independent memory (RAIM) systemIBM·Filed 2017·Granted Feb 11, 2020·4 cites·18 claims
- 2586US10296417B2Reducing uncorrectable errors based on a history of correctable errorsIBM·Filed 2018·Granted May 21, 2019·3 cites·14 claims
- 2686US10078461B1Partial data replay in a distributed memory buffer systemIBM·Filed 2017·Granted Sep 18, 2018·4 cites·1 claims
- 2786US8549378B2RAIM system using decoding of virtual ECCALVES LUIZ C·Filed 2010·Granted Oct 1, 2013·11 cites·21 claims
- 2885US9065481B2Bad wordline/array detection in memoryIBM·Filed 2013·Granted Jun 23, 2015·8 cites·6 claims
- 2985US8423875B2Collecting failure information on error correction code (ECC) protected dataIBM·Filed 2012·Granted Apr 16, 2013·6 cites·12 claims
- 3084US11088782B2Use of a cyclic redundancy code multiple-input shift register to provide early warning and fail detectionIBM·Filed 2019·Granted Aug 10, 2021·3 cites·19 claims
- 3184US6654925B1Method to determine retries for parallel ECC correction in a pipelineIBM·Filed 2000·Granted Nov 25, 2003·37 cites·9 claims
- 3282US8566682B2Failing bus lane detection using syndrome analysisLASTRAS-MONTANO LUIS A·Filed 2010·Granted Oct 22, 2013·7 cites·20 claims
- 3382US7047466B2Apparatus and method for programmable fuse repair to support dynamic relocate and improved cache testingIBM·Filed 2002·Granted May 16, 2006·29 cites·7 claims
- 3480US9189330B2Stale data detection in marked channel for scrubIBM·Filed 2013·Granted Nov 17, 2015·5 cites·7 claims
- 3580US9104564B2Early data delivery prior to error detection completionIBM·Filed 2014·Granted Aug 11, 2015·4 cites·12 claims
- 3680US8271932B2Hierarchical error injection for complex RAIM/ECC designBAIR DEAN G·Filed 2010·Granted Sep 18, 2012·10 cites·21 claims
- 3779US10175893B2Predictive scheduler for memory rank switchingIBM·Filed 2017·Granted Jan 8, 2019·2 cites·1 claims
- 3879US8631271B2Heterogeneous recovery in a redundant memory systemGOWER KEVIN C·Filed 2010·Granted Jan 14, 2014·6 cites·12 claims
- 3978US9058276B2Per-rank channel marking in a memory systemIBM·Filed 2013·Granted Jun 16, 2015·4 cites·17 claims
- 4078US7739538B2Double data rate chaining for synchronous DDR interfacesIBM·Filed 2006·Granted Jun 15, 2010·9 cites·2 claims
- 4177US9136987B2Replay suspension in a memory systemIBM·Filed 2013·Granted Sep 15, 2015·4 cites·20 claims
- 4276US7721178B2Systems, methods, and computer program products for providing a two-bit symbol bus error correcting codeIBM·Filed 2006·Granted May 18, 2010·9 cites·19 claims
- 4375US9563548B2Error injection and error counting during memory scrubbing operationsIBM·Filed 2015·Granted Feb 7, 2017·3 cites·7 claims
- 4475US8856620B2Dynamic graduated memory device protection in redundant array of independent memory (RAIM) systemsIBM·Filed 2013·Granted Oct 7, 2014·3 cites·15 claims
- 4575US8793544B2Channel marking for chip mark overflow and calibration errorsJOHNSON JUDY S·Filed 2010·Granted Jul 29, 2014·5 cites·11 claims
- 4675US8769335B2Homogeneous recovery in a redundant memory systemIBM·Filed 2013·Granted Jul 1, 2014·3 cites·6 claims
- 4775US6519736B1Generating special uncorrectable error codes for failure isolationIBM·Filed 1999·Granted Feb 11, 2003·35 cites·28 claims
- 4874US9355107B2Crime investigation system3RD FORENSIC LTD·Filed 2013·Granted May 31, 2016·5 cites·18 claims
- 4974US9092312B2System and method to inject a bit error on a bus laneIBM·Filed 2012·Granted Jul 28, 2015·3 cites·20 claims
- 5073US8898511B2Homogeneous recovery in a redundant memory systemLASTRAS-MONTANO LUIS A·Filed 2010·Granted Nov 25, 2014·3 cites·15 claims
Showing the top 50 of 146 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Patrick J. Meaney files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →