Inventor · disambiguated record
Stephen W. Keckler
Also filed as: KECKLER STEPHEN W · KECKLER STEPHEN WILLIAM
42 granted patents·13 pending applications·1,941 citations·filing 1994–2024
98Inventor score
Top patents by PatentIndex Score
55 records- 0198US10891538B2Sparse convolutional neural network acceleratorNVIDIA CORP·Filed 2017·Granted Jan 12, 2021·331 cites·20 claims
- 0298US10860922B2Sparse convolutional neural network acceleratorNVIDIA CORP·Filed 2019·Granted Dec 8, 2020·301 cites·20 claims
- 0398US10528864B2Sparse convolutional neural network acceleratorNVIDIA CORP·Filed 2017·Granted Jan 7, 2020·306 cites·18 claims
- 0497US11977766B2Hierarchical network for stacked memory systemNVIDIA CORP·Filed 2022·Granted May 7, 2024·5 cites·27 claims
- 0596US12223201B2Hierarchical network for stacked memory systemNVIDIA CORP·Filed 2024·Granted Feb 11, 2025·3 cites·20 claims
- 0696US12099453B2Application partitioning for locality in a stacked memory systemNVIDIA CORP·Filed 2022·Granted Sep 24, 2024·4 cites·25 claims
- 0795US9021241B2Combined branch target and predicate prediction for instruction blocksBURGER DOUGLAS C·Filed 2010·Granted Apr 28, 2015·37 cites·24 claims
- 0894US11847550B2Sparse convolutional neural network acceleratorNVIDIA CORP·Filed 2020·Granted Dec 19, 2023·3 cites·20 claims
- 0994US8447911B2Unordered load/store queueBURGER DOUGLAS C·Filed 2008·Granted May 21, 2013·57 cites·27 claims
- 1094US8055881B2Computing nodes for executing groups of instructionsUNIV TEXAS·Filed 2008·Granted Nov 8, 2011·38 cites·18 claims
- 1193US5574939AMultiprocessor coupling system with integrated compile and run time scheduling for parallelismMASSACHUSETTS INST TECHNOLOGY·Filed 1995·Granted Nov 12, 1996·230 cites·28 claims
- 1292US8433885B2Method, system and computer-accessible medium for providing a distributed predicate predictionBURGER DOUG·Filed 2009·Granted Apr 30, 2013·41 cites·19 claims
- 1392US8180997B2Dynamically composing processor cores to form logical processorsBURGER DOUGLAS C·Filed 2008·Granted May 15, 2012·51 cites·21 claims
- 1492US6003123AMemory system with global address translationMASSACHUSETTS INST TECHNOLOGY·Filed 1998·Granted Dec 14, 1999·174 cites·12 claims
- 1592US5845331AMemory system including guarded pointersMASSACHUSETTS INST TECHNOLOGY·Filed 1994·Granted Dec 1, 1998·160 cites·23 claims
- 1691US8127119B2Control-flow prediction using multiple independent predictorsBURGER DOUG·Filed 2008·Granted Feb 28, 2012·36 cites·15 claims
- 1790US11977386B2Adversarial scenarios for safety testing of autonomous vehiclesNVIDIA CORP·Filed 2022·Granted May 7, 2024·2 cites·21 claims
- 1890US11390301B2Tensor-based driving scenario characterizationNVIDIA CORP·Filed 2020·Granted Jul 19, 2022·3 cites·20 claims
- 1990US6965969B2Non-uniform cache apparatus, systems, and methodsUNIV TEXAS·Filed 2004·Granted Nov 15, 2005·64 cites·53 claims
- 2089US9477526B2Cache utilization and eviction based on allocated priority tokensNVIDIA CORP·Filed 2014·Granted Oct 25, 2016·16 cites·18 claims
- 2188US9886409B2System and method for configuring a channelNVIDIA CORP·Filed 2015·Granted Feb 6, 2018·6 cites·20 claims
- 2287US11609879B2Techniques for configuring parallel processors for different application domainsNVIDIA CORP·Filed 2021·Granted Mar 21, 2023·2 cites·22 claims
- 2387US9742869B2Approach to adaptive allocation of shared resources in computer systemsNVIDIA CORP·Filed 2013·Granted Aug 22, 2017·22 cites·23 claims
- 2486US8285900B2Method and apparatus for congestion-aware routing in a computer interconnection networkGRATZ PAUL·Filed 2009·Granted Oct 9, 2012·15 cites·13 claims
- 2582US9703565B2Combined branch target and predicate predictionUNIV TEXAS·Filed 2015·Granted Jul 11, 2017·3 cites·26 claims
- 2682US8732711B2Two-level scheduler for multi-threaded processingDALLY WILLIAM JAMES·Filed 2011·Granted May 20, 2014·7 cites·19 claims
- 2780US10997496B2Sparse convolutional neural network acceleratorNVIDIA CORP·Filed 2017·Granted May 4, 2021·3 cites·20 claims
- 2875US2024411709A1Processor and memory communication in a stacked memory systemNVIDIA CORP·Filed 2024·Application pending·0 cites
- 2974US11270197B2Efficient neural network accelerator dataflowsNVIDIA CORP·Filed 2019·Granted Mar 8, 2022·2 cites·7 claims
- 3074US8307116B2Scalable bus-based on-chip interconnection networksKECKLER STEPHEN W·Filed 2009·Granted Nov 6, 2012·9 cites·15 claims
- 3173US9934153B2Patch memory systemNVIDIA CORP·Filed 2015·Granted Apr 3, 2018·2 cites·18 claims
- 3271US9058453B2System and method for configuring a channelNVIDIA CORP·Filed 2013·Granted Jun 16, 2015·2 cites·17 claims
- 3370US10621022B2System and methods for hardware-software cooperative pipeline error detectionNVIDIA CORP·Filed 2017·Granted Apr 14, 2020·1 cites·20 claims
- 3469US12387089B2Efficient neural network accelerator dataflowsNVIDIA CORP·Filed 2021·Granted Aug 12, 2025·0 cites·15 claims
- 3569US10698859B2Data multicasting with router replication and target instruction identification in a distributed multi-core processing architectureBURGER DOUG·Filed 2009·Granted Jun 30, 2020·4 cites·5 claims
- 3666US11550325B2Adversarial scenarios for safety testing of autonomous vehiclesNVIDIA CORP·Filed 2020·Granted Jan 10, 2023·0 cites·19 claims
- 3765US11966835B2Deep neural network accelerator with fine-grained parallelism discoveryNVIDIA CORP·Filed 2019·Granted Apr 23, 2024·1 cites·20 claims
- 3863US12099407B2System and methods for hardware-software cooperative pipeline error detectionNVIDIA CORP·Filed 2022·Granted Sep 24, 2024·0 cites·13 claims
- 3955US2025036418A1Hardware and software support for parallel processing pipelinesNVIDIA CORP·Filed 2024·Application pending·0 cites
- 4054US11409597B2System and methods for hardware-software cooperative pipeline error detectionNVIDIA CORP·Filed 2020·Granted Aug 9, 2022·0 cites·16 claims
- 4154US9571399B2Method and apparatus for congestion-aware routing in a computer interconnection networkUNIV TEXAS·Filed 2014·Granted Feb 14, 2017·0 cites·20 claims
- 4254US2025190632A1Software/hardware co-design for memory safetyNVIDIA CORP·Filed 2024·Application pending·0 cites
- 4353US2023325670A1Augmenting legacy neural networks for flexible inferenceNVIDIA CORP·Filed 2022·Application pending·0 cites
- 4452US12149259B2Single-cycle byte correcting and multi-byte detecting error codeNVIDIA CORP·Filed 2022·Granted Nov 19, 2024·0 cites·17 claims
- 4552US2023275068A1Memory stacked on processor for high bandwidthNVIDIA CORP·Filed 2022·Application pending·0 cites
- 4651US11769040B2Scalable multi-die deep learning systemNVIDIA CORP·Filed 2019·Granted Sep 26, 2023·0 cites·19 claims
- 4751US2022083500A1Flexible accelerator for a tensor workloadNVIDIA CORP·Filed 2021·Application pending·0 cites
- 4851US2022083314A1Flexible accelerator for a tensor workloadNVIDIA CORP·Filed 2021·Application pending·0 cites
- 4949US2023297499A1Locating a memory unit associated with a memory address utilizing a mapperNVIDIA CORP·Filed 2022·Application pending·0 cites
- 5049US2023111375A1Augmenting and dynamically configuring a neural network model for real-time systemsNVIDIA CORP·Filed 2022·Application pending·0 cites
Showing the top 50 of 55 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Stephen W. Keckler files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →