Inventor · disambiguated record
Steven Jeffrey Wallach
Also filed as: WALLACH STEVEN · WALLACH STEVEN J · WALLACH STEVEN JEFFREY
98 granted patents·18 pending applications·2,212 citations·filing 1976–2025
99Inventor score
Files withMICRON TECHNOLOGY INC73DATA GENERAL CORP24WALLACH STEVEN J5CONVEX COMPUTER CORP3LODESTAR LICENSING GROUP LLC3
Top patents by PatentIndex Score
116 records- 0199US4525780AData processing system having a memory using object-based information and a protection scheme for determining access rights to such informationDATA GENERAL CORP·Filed 1984·Granted Jun 25, 1985·357 cites·17 claims
- 0298US11720367B2Securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2022·Granted Aug 8, 2023·6 cites·20 claims
- 0398US11436156B2Memory access control through permissions specified in page table entries for execution domainsMICRON TECHNOLOGY INC·Filed 2021·Granted Sep 6, 2022·6 cites·20 claims
- 0498US8156307B2Multi-processor system having at least one processor that comprises a dynamically reconfigurable instruction setWALLACH STEVEN J·Filed 2007·Granted Apr 10, 2012·101 cites·26 claims
- 0598US8122229B2Dispatch mechanism for dispatching instructions from a host processor to a co-processorWALLACH STEVEN J·Filed 2007·Granted Feb 21, 2012·97 cites·57 claims
- 0697US11561904B2Security configurations in page table entries for execution domainsMICRON TECHNOLOGY INC·Filed 2021·Granted Jan 24, 2023·4 cites·20 claims
- 0797US9710384B2Microprocessor architecture having alternative memory access pathsWALLACH STEVEN J·Filed 2008·Granted Jul 18, 2017·81 cites·55 claims
- 0897US8561037B2Compiler for generating an executable comprising instructions for a plurality of different instruction setsWALLACH STEVEN J·Filed 2007·Granted Oct 15, 2013·86 cites·37 claims
- 0997US8205066B2Dynamically configured coprocessor for different extended instruction set personality specific to application program with shared memory storing instructions invisibly dispatched from host processorBREWER TONY·Filed 2008·Granted Jun 19, 2012·107 cites·44 claims
- 1096US10915457B2Memory access control through permissions specified in page table entries for execution domainsMICRON TECHNOLOGY INC·Filed 2019·Granted Feb 9, 2021·13 cites·20 claims
- 1195US11620239B2Domain register for instructions being executed in computer processorsMICRON TECHNOLOGY INC·Filed 2021·Granted Apr 4, 2023·3 cites·20 claims
- 1295US10949210B2Shadow cache for securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2018·Granted Mar 16, 2021·9 cites·13 claims
- 1395US10942863B2Security configurations in page table entries for execution domains using a sandbox application operationMICRON TECHNOLOGY INC·Filed 2019·Granted Mar 9, 2021·11 cites·19 claims
- 1495US10908915B1Extended tags for speculative and normal executionsMICRON TECHNOLOGY INC·Filed 2019·Granted Feb 2, 2021·11 cites·20 claims
- 1594US12242653B2Domain crossing in executing instructions in computer processorsMICRON TECHNOLOGY INC·Filed 2021·Granted Mar 4, 2025·2 cites·17 claims
- 1694US11500665B2Dynamic configuration of a computer processor based on the presence of a hypervisorMICRON TECHNOLOGY INC·Filed 2019·Granted Nov 15, 2022·7 cites·21 claims
- 1794US11481241B2Virtual machine register in a computer processorMICRON TECHNOLOGY INC·Filed 2019·Granted Oct 25, 2022·9 cites·16 claims
- 1894US10915465B2Memory configured to store predefined set of domain registers for instructions being executed in computer processorsMICRON TECHNOLOGY INC·Filed 2019·Granted Feb 9, 2021·10 cites·17 claims
- 1994US10915326B1Cache systems and circuits for syncing caches or cache setsMICRON TECHNOLOGY INC·Filed 2019·Granted Feb 9, 2021·9 cites·20 claims
- 2094US4445177ADigital data processing system utilizing a unique arithmetic logic unit for handling uniquely identifiable addresses for operands and instructionsDATA GENERAL CORP·Filed 1981·Granted Apr 24, 1984·146 cites·3 claims
- 2193US11182507B2Domain crossing in executing instructions in computer processorsMICRON TECHNOLOGY INC·Filed 2019·Granted Nov 23, 2021·7 cites·18 claims
- 2292US12056057B2Security configurations in page table entries for execution domainsMICRON TECHNOLOGY INC·Filed 2022·Granted Aug 6, 2024·1 cites·20 claims
- 2392US11422820B2Shadow cache for securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2021·Granted Aug 23, 2022·2 cites·20 claims
- 2492US11010288B2Spare cache set to accelerate speculative execution, wherein the spare cache set, allocated when transitioning from non-speculative execution to speculative execution, is reserved during previous transitioning from the non-speculative execution to the speculative executionMICRON TECHNOLOGY INC·Filed 2019·Granted May 18, 2021·6 cites·20 claims
- 2591US12131178B2Dynamic configuration of a computer processor based on the presence of a hypervisorMICRON TECHNOLOGY INC·Filed 2022·Granted Oct 29, 2024·1 cites·20 claims
- 2691US11934836B2Shadow cache for securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2022·Granted Mar 19, 2024·1 cites·20 claims
- 2791US11048636B2Cache with set associativity having data defined cache setsMICRON TECHNOLOGY INC·Filed 2019·Granted Jun 29, 2021·5 cites·20 claims
- 2890US12222869B2Memory access control through permissions specified in page table entries for execution domainsMICRON TECHNOLOGY INC·Filed 2022·Granted Feb 11, 2025·1 cites·20 claims
- 2990US10761855B2Securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2018·Granted Sep 1, 2020·4 cites·20 claims
- 3090US7613183B1System and method for router data aggregation and deliveryFOUNDRY NETWORKS INC·Filed 2000·Granted Nov 3, 2009·78 cites·47 claims
- 3190US4514800ADigital computer system including apparatus for resolving names representing data items and capable of executing instructions belonging to general instruction setsDATA GENERAL CORP·Filed 1981·Granted Apr 30, 1985·104 cites·14 claims
- 3289US11074198B2Key management in computer processorsMICRON TECHNOLOGY INC·Filed 2018·Granted Jul 27, 2021·4 cites·16 claims
- 3388US11941402B2Registers in vector processors to store addresses for accessing vectorsMICRON TECHNOLOGY INC·Filed 2022·Granted Mar 26, 2024·1 cites·18 claims
- 3488US11681594B2Multi-lane solutions for addressing vector elements using vector index registersMICRON TECHNOLOGY INC·Filed 2022·Granted Jun 20, 2023·1 cites·20 claims
- 3588US10877925B2Vector processor with vector first and multiple lane configurationMICRON TECHNOLOGY INC·Filed 2019·Granted Dec 29, 2020·4 cites·20 claims
- 3687US11275587B2Static identifications in object-based memory accessMICRON TECHNOLOGY INC·Filed 2018·Granted Mar 15, 2022·4 cites·18 claims
- 3786US11403226B2Cache with set associativity having data defined cache setsMICRON TECHNOLOGY INC·Filed 2021·Granted Aug 2, 2022·1 cites·20 claims
- 3886US11340904B2Vector index registersMICRON TECHNOLOGY INC·Filed 2019·Granted May 24, 2022·3 cites·10 claims
- 3985US11507374B2True/false vector index registers and methods of populating thereofMICRON TECHNOLOGY INC·Filed 2019·Granted Nov 22, 2022·3 cites·16 claims
- 4085US11327862B2Multi-lane solutions for addressing vector elements using vector index registersMICRON TECHNOLOGY INC·Filed 2019·Granted May 10, 2022·3 cites·20 claims
- 4185US11200166B2Data defined caches for speculative and normal executionsMICRON TECHNOLOGY INC·Filed 2019·Granted Dec 14, 2021·3 cites·17 claims
- 4285US4926317AHierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addressesCONVEX COMPUTER CORP·Filed 1988·Granted May 15, 1990·90 cites·2 claims
- 4384US11360777B2Cache systems and circuits for syncing caches or cache setsMICRON TECHNOLOGY INC·Filed 2021·Granted Jun 14, 2022·1 cites·20 claims
- 4484US4942518ACache store bypass for computerCONVEX COMPUTER CORP·Filed 1985·Granted Jul 17, 1990·88 cites·2 claims
- 4584US4532590AData processing system having a unique address translation unitDATA GENERAL CORP·Filed 1982·Granted Jul 30, 1985·79 cites·16 claims
- 4683US11372648B2Extended tags for speculative and normal executionsMICRON TECHNOLOGY INC·Filed 2021·Granted Jun 28, 2022·1 cites·19 claims
- 4783US11307861B2Securing conditional speculative instruction executionMICRON TECHNOLOGY INC·Filed 2020·Granted Apr 19, 2022·1 cites·20 claims
- 4883US11100254B2Processors with security levels adjustable per applicationsMICRON TECHNOLOGY INC·Filed 2018·Granted Aug 24, 2021·2 cites·17 claims
- 4983US4821184AUniversal addressing system for a digital data processing systemDATA GENERAL CORP·Filed 1984·Granted Apr 11, 1989·60 cites·19 claims
- 5083US4434459AData processing system having instruction responsive apparatus for both a basic and an extended instruction setDATA GENERAL CORP·Filed 1980·Granted Feb 28, 1984·67 cites·8 claims
Showing the top 50 of 116 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Steven Jeffrey Wallach files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →