Inventor · disambiguated record
Suresh Kadiyala
Also filed as: KADIYALA SURESH
11 granted patents·4 pending applications·70 citations·filing 2004–2013
89Inventor score
Technology areasG06F
Top patents by PatentIndex Score
15 records- 0183US8484588B2System, architecture and micro-architecture (SAMA) representation of an integrated circuitNG PIUS·Filed 2010·Granted Jul 9, 2013·10 cites·20 claims
- 0280US8572544B2Programmatic auto-convergent method for “physical layout power hot-spot” risk aware ASIP architecture customization for performance optimizationDURBHA ANANTH·Filed 2012·Granted Oct 29, 2013·5 cites·20 claims
- 0380US7493481B1Direct hardware processing of internal data structure fieldsNETXEN INC·Filed 2004·Granted Feb 17, 2009·30 cites·20 claims
- 0477US8561005B2Programmatic auto-convergent method for physical design floorplan aware re-targetable tool suite generation (compiler-in-the-loop) for simultaneous instruction level (software) power optimization and architecture level performance optimization for ASIP designDURBHA ANANTH·Filed 2012·Granted Oct 15, 2013·4 cites·20 claims
- 0576US8185862B2Architectural level power-aware optimization and risk mitigationDURBHA ANANTH·Filed 2010·Granted May 22, 2012·4 cites·17 claims
- 0674US8555260B1Direct hardware processing of internal data structure fieldsKIZHEPAT GOVIND·Filed 2007·Granted Oct 8, 2013·6 cites·18 claims
- 0766US8370784B2Automatic optimal integrated circuit generator from algorithms and specificationALGOTOCHIP CORP·Filed 2010·Granted Feb 5, 2013·4 cites·22 claims
- 0864US8423929B2Intelligent architecture creatorPANDURANGAN ANAND·Filed 2010·Granted Apr 16, 2013·2 cites·19 claims
- 0963US8336017B2Architecture optimizerKADIYALA SURESH·Filed 2011·Granted Dec 18, 2012·4 cites·18 claims
- 1057US8589854B2Application driven power gatingNG PIUS·Filed 2010·Granted Nov 19, 2013·1 cites·16 claims
- 1144US2014082325A1Intelligent architecture creatorALGOTOCHIP CORP·Filed 2013·Application pending·0 cites
- 1240US2013263067A1Automatic optimal integrated circuit generator from algorithms and specificationPADMANABHAN SATISH·Filed 2012·Application pending·0 cites
- 1335US8225247B2Automatic optimal integrated circuit generator from algorithms and specificationPADMANABHAN SATISH·Filed 2010·Granted Jul 17, 2012·0 cites·20 claims
- 1435US2013346926A1Automatic optimal integrated circuit generator from algorithms and specificationALGOTOCHIP CORP·Filed 2012·Application pending·0 cites
- 1530US2012185820A1Tool generatorKADIYALA SURESH·Filed 2011·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Suresh Kadiyala files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →