Inventor · disambiguated record
Bernd Schafferer
Also filed as: SCHAFFERER BERND
18 granted patents·2 pending applications·159 citations·filing 2002–2016
93Inventor score
Top patents by PatentIndex Score
20 records- 0196US8031098B1DAC circuit with pseudo-return-to-zero scheme and DAC calibration circuit and methodNAT SEMICONDUCTOR CORP·Filed 2010·Granted Oct 4, 2011·41 cites·23 claims
- 0288US7933315B2Spread spectrum communication and synchronizationANALOG DEVICES INC·Filed 2006·Granted Apr 26, 2011·17 cites·20 claims
- 0381US10056924B2High output power digital-to-analog converter systemANALOG DEVICES INC·Filed 2015·Granted Aug 21, 2018·5 cites·21 claims
- 0480US9276617B2Radio frequency domain digital pre-distortionANALOG DEVICES INC·Filed 2014·Granted Mar 1, 2016·7 cites·20 claims
- 0580US9154148B2Clock signal error correction in a digital-to-analog converterANALOG DEVICES INC·Filed 2014·Granted Oct 6, 2015·9 cites·21 claims
- 0680US6842132B2Constant switching for signal processingANALOG DEVICES INC·Filed 2003·Granted Jan 11, 2005·26 cites·26 claims
- 0778US8970418B1High output power digital-to-analog converter systemANALOG DEVICES INC·Filed 2014·Granted Mar 3, 2015·5 cites·20 claims
- 0873US6798251B1Differential clock receiver with adjustable output crossing pointANALOG DEVICES INC·Filed 2002·Granted Sep 28, 2004·16 cites·12 claims
- 0971US9344104B1Digital to analog converter and analog to digital converter calibration techniquesS9ESTRE LLC·Filed 2015·Granted May 17, 2016·3 cites·20 claims
- 1069US7796971B2Mixer/DAC chip and methodANALOG DEVICES INC·Filed 2007·Granted Sep 14, 2010·7 cites·20 claims
- 1166US9444401B1Methods and devices for the generation of high frequency clock signalsS9ESTRE LLC·Filed 2014·Granted Sep 13, 2016·2 cites·17 claims
- 1266US6774683B2Control loop for minimal tailnode excursion of differential switchesANALOG DEVICES INC·Filed 2002·Granted Aug 10, 2004·12 cites·29 claims
- 1361US9281788B2All digital zero-voltage switchingANALOG DEVICES INC·Filed 2014·Granted Mar 8, 2016·2 cites·20 claims
- 1460US6774823B1Clock synchronization logicANALOG DEVICES INC·Filed 2003·Granted Aug 10, 2004·6 cites·42 claims
- 1558US10230387B2Methods and devices for digital to analog conversion by pulse couplingS9ESTRE LLC·Filed 2016·Granted Mar 12, 2019·1 cites·16 claims
- 1646USRE47601EHigh output power digital-to-analog converter systemANALOG DEVICES INC·Filed 2016·Granted Sep 10, 2019·0 cites·35 claims
- 1739US9859906B2Methods and devices for an energy efficient digital to analog conversionS9ESTRE LLC·Filed 2015·Granted Jan 2, 2018·0 cites·20 claims
- 1833US2018241311A1Methods and devices for power conversionS9ESTRE LLC·Filed 2016·Application pending·0 cites
- 1932US9300462B2Methods, devices, and algorithms for the linearization of nonlinear time variant systems and the synchronization of a plurality of such systemsSCHAFFERER BERND·Filed 2014·Granted Mar 29, 2016·0 cites·25 claims
- 2031US2021194520A1Methods, devices, and algorithms for the linearization of nonlinear time variant systems and the synchronization of a plurality of such systemsS9ESTRE LLC·Filed 2016·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Bernd Schafferer files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →