Inventor · disambiguated record
Naishad Narendra Parikh
Also filed as: PARIKH NAISHAD · PARIKH NAISHAD NARENDRA
3 granted patents·5 citations·filing 2011–2017
56Inventor score
Top patents by PatentIndex Score
3 records- 0168US10622044B2Memory hold margin characterization and correction circuitQUALCOMM INC·Filed 2017·Granted Apr 14, 2020·2 cites·21 claims
- 0267US9097764B2Scan chain in an integrated circuitTEXAS INSTRUMENTS INC·Filed 2013·Granted Aug 4, 2015·3 cites·20 claims
- 0328US8749286B2Programmable scannable storage circuitTIWARI PRANJAL·Filed 2011·Granted Jun 10, 2014·0 cites·7 claims
Join the waitlist — get patent alerts
Get an alert when Naishad Narendra Parikh files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →