Inventor · disambiguated record
Steven E. Turner
Also filed as: TURNER STEVEN · TURNER STEVEN E
23 granted patents·7 pending applications·238 citations·filing 1989–2024
95Inventor score
Files withBAE SYS INF & ELECT SYS INTEG13TURNER STEVEN E5BAE SYSTEMS INFORMATION3TOBII AB3ANDERSON WILLIAM1
Top patents by PatentIndex Score
30 records- 0195US11303287B1Phase coherent frequency synthesisBAE SYS INF & ELECT SYS INTEG·Filed 2021·Granted Apr 12, 2022·7 cites·6 claims
- 0293US8462949B2Method and apparatus for secure display of visual contentANDERSON WILLIAM R·Filed 2008·Granted Jun 11, 2013·81 cites·20 claims
- 0390US6386575B1Mobile seat arrangementCONVAID PROD INC·Filed 2000·Granted May 14, 2002·64 cites·61 claims
- 0488US9479185B2Modified delta-sigma modulator for phase coherent frequency synthesis applicationsBAE SYS INF & ELECT SYS INTEG·Filed 2015·Granted Oct 25, 2016·8 cites·18 claims
- 0586US8115519B2Phase accumulator generating reference phase for phase coherent direct digital synthesis outputsTURNER STEVEN E·Filed 2010·Granted Feb 14, 2012·12 cites·20 claims
- 0684US10282563B2Video-based privacy supporting systemANDERSON WILLIAM ROBERT·Filed 2010·Granted May 7, 2019·11 cites·20 claims
- 0783US11811415B2Direct digital synthesizer with frequency correctionBAE SYS INF & ELECT SYS INTEG·Filed 2021·Granted Nov 7, 2023·2 cites·15 claims
- 0882US9536097B2Method and apparatus for secure display of visual contentANDERSON WILLIAM·Filed 2013·Granted Jan 3, 2017·7 cites·20 claims
- 0981US9900012B2Multi-modulus divider with power-of-2 boundary condition supportBAE SYS INF & ELECT SYS INTEG·Filed 2016·Granted Feb 20, 2018·5 cites·20 claims
- 1081US7965212B1DAC circuit using summing junction delay compensationBAE SYSTEMS INFORMATION·Filed 2010·Granted Jun 21, 2011·8 cites·20 claims
- 1177US10698441B2High-frequency clock distribution and alignment systemBAE SYS INF & ELECT SYS INTEG·Filed 2018·Granted Jun 30, 2020·2 cites·20 claims
- 1276US8664990B2Coherent phase locked loopTURNER STEVEN E·Filed 2013·Granted Mar 4, 2014·4 cites·20 claims
- 1375US9450595B2N-path cascode transistor output switch for a digital to analog converterBAE SYS INF & ELECT SYS INTEG·Filed 2015·Granted Sep 20, 2016·2 cites·25 claims
- 1470US2022245288A1Video-based privacy supporting systemTOBII AB·Filed 2022·Application pending·0 cites
- 1567US7565392B2Single-level parallel-gated carry/majority circuits and systems therefromBAE SYSTEMS INFORMATION·Filed 2005·Granted Jul 21, 2009·5 cites·7 claims
- 1666US12512849B1Direct digital synthesis circuit with multiple digital to analog converters and multi-mode mixerBAE SYS INF & ELECT SYS INTEG·Filed 2024·Granted Dec 30, 2025·0 cites·20 claims
- 1764US2021073421A1Video-based privacy supporting systemTOBII AB·Filed 2020·Application pending·0 cites
- 1861US2025141183A1Laser controllerBAE SYS INF & ELECT SYS INTEG·Filed 2023·Application pending·0 cites
- 1961US2019384941A1Video-based privacy supporting systemTOBII AB·Filed 2019·Application pending·0 cites
- 2060US11652488B2Phase coherent frequency synthesisBAE SYS INF & ELECT SYS INTEG·Filed 2022·Granted May 16, 2023·0 cites·7 claims
- 2159US8583714B2ROM-based direct digital synthesizer with pipeline delay circuitTURNER STEVEN E·Filed 2010·Granted Nov 12, 2013·1 cites·14 claims
- 2255US8085178B2Multiplying-adding return to zero digital to analog converter circuit and methodTURNER STEVEN E·Filed 2009·Granted Dec 27, 2011·3 cites·20 claims
- 2351US2011197237A1Controlled Delivery of Content Data Streams to Remote UsersTURNER STEVEN E·Filed 2009·Application pending·0 cites
- 2450US4969144AAdaptive passband echo cancellerUNIVERSAL DATA SYSTEMS INC·Filed 1989·Granted Nov 6, 1990·16 cites·15 claims
- 2547US9571078B2Modified flying adder architectureBAE SYS INF & ELECT SYS INTEG·Filed 2015·Granted Feb 14, 2017·0 cites·8 claims
- 2645US10097199B1Digital to analog converter with remote cascode devicesBAE SYS INF & ELECT SYS INTEG·Filed 2018·Granted Oct 9, 2018·0 cites·13 claims
- 2745US2009248772A1Single-Level Parallel-Gated Carry/Majority Circuits And Systems TherefromBAE SYSTEMS INFORMATION·Filed 2009·Application pending·0 cites
- 2843US2025330191A1Analog-digital converter systemBAE SYS INF & ELECT SYS INTEG·Filed 2024·Application pending·0 cites
- 2941US10193646B2Bandwidth extension for true single-phase clocked multiplexerBAE SYS INF & ELECT SYS INTEG·Filed 2017·Granted Jan 29, 2019·0 cites·20 claims
- 3039US9800359B2Radio communication devices and methods thereofInterconnect Media Network Systems·Filed 2013·Granted Oct 24, 2017·0 cites·26 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →