Inventor · disambiguated record
Men-Chow Chiang
Also filed as: CHIANG MEN-CHOW
14 granted patents·5 pending applications·98 citations·filing 2004–2017
91Inventor score
Top patents by PatentIndex Score
19 records- 0192US8438334B2Hybrid storage subsystem with mixed placement of file contentsBELL JR ROBERT H·Filed 2009·Granted May 7, 2013·30 cites·20 claims
- 0288US9378069B2Lock spin wait operation for multi-threaded applications in a multi-core computing environmentIBM·Filed 2014·Granted Jun 28, 2016·11 cites·20 claims
- 0384US7783858B2Reducing memory overhead of a page table in a dynamic logical partitioning environmentIBM·Filed 2007·Granted Aug 24, 2010·17 cites·18 claims
- 0474US8959286B2Hybrid storage subsystem with mixed placement of file contentsIBM·Filed 2013·Granted Feb 17, 2015·3 cites·20 claims
- 0568US10169087B2Technique for preserving memory affinity in a non-uniform memory access data processing systemACCAPADI MATHEW·Filed 2011·Granted Jan 1, 2019·2 cites·6 claims
- 0667US8402470B2Processor thread load balancing managerCHIANG MEN-CHOW·Filed 2012·Granted Mar 19, 2013·2 cites·6 claims
- 0766US8413158B2Processor thread load balancing managerCHIANG MEN-CHOW·Filed 2010·Granted Apr 2, 2013·2 cites·12 claims
- 0865US9626294B2Performance-driven cache line memory accessIBM·Filed 2012·Granted Apr 18, 2017·1 cites·11 claims
- 0965US7117337B2Apparatus and method for providing pre-translated segments for page translations in segmented operating systemsIBM·Filed 2004·Granted Oct 3, 2006·11 cites·20 claims
- 1062US7107431B2Apparatus and method for lazy segment promotion for pre-translated segmentsIBM·Filed 2004·Granted Sep 12, 2006·8 cites·21 claims
- 1159US7318125B2Runtime selective control of hardware prefetch mechanismIBM·Filed 2004·Granted Jan 8, 2008·10 cites·25 claims
- 1256US8146087B2System and method for enabling micro-partitioning in a multi-threaded processorCHIANG MEN-CHOW·Filed 2008·Granted Mar 27, 2012·1 cites·11 claims
- 1356US2017308468A1Performance-driven cache line memory accessIBM·Filed 2017·Application pending·0 cites
- 1455US9727469B2Performance-driven cache line memory accessIBM·Filed 2013·Granted Aug 8, 2017·0 cites·6 claims
- 1555US2012221812A1Method for preserving memory affinity in a non-uniform memory access data processing systemACCAPADI MATHEW·Filed 2012·Application pending·0 cites
- 1646US8751751B2Method and apparatus for minimizing cache conflict missesBELL JR ROBERT H·Filed 2011·Granted Jun 10, 2014·0 cites·18 claims
- 1744US2008165800A1Method and apparatus to provide dynamic cost of context switch to application for performance optimizationCHEN WEN-TZER T·Filed 2007·Application pending·0 cites
- 1843US2008168130A1Method and system for determining whether to send a synchronous or asynchronous resource requestCHEN WEN-TZER THOMAS·Filed 2007·Application pending·0 cites
- 1943US2008168125A1Method and system for prioritizing requestsCHEN WEN-TZER THOMAS·Filed 2007·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →