Inventor · disambiguated record
Takanori Nawa
Also filed as: NAWA TAKANORI
5 granted patents·1 pending application·94 citations·filing 1990–2003
80Inventor score
Files withFUJITSU LTD6
Top patents by PatentIndex Score
6 records- 0158US6405346B1Method for optimizing power supply wiring in a semiconductor integrated circuitFUJITSU LTD·Filed 1999·Granted Jun 11, 2002·37 cites·32 claims
- 0255US6247162B1Method and apparatus for generating layout data for a semiconductor integrated circuit deviceFUJITSU LTD·Filed 1998·Granted Jun 12, 2001·34 cites·33 claims
- 0343US6405354B1Method and apparatus to optimize power wiring layout and generate wiring layout data for a semiconductor integrated circuitFUJITSU LTD·Filed 1998·Granted Jun 11, 2002·19 cites·48 claims
- 0441US2003227032A1Wiring design method of integrated circuit device, system thereof, and program product thereofFUJITSU LTD·Filed 2003·Application pending·0 cites
- 0538US6604229B2Method of designing wiring for power sources in a semiconductor chip, and a computer productFUJITSU LTD·Filed 2001·Granted Aug 5, 2003·0 cites·36 claims
- 0632US5130573ASemiconductor integrated circuit having ecl circuits and a circuit for compensating a capacitive loadFUJITSU LTD·Filed 1990·Granted Jul 14, 1992·4 cites·12 claims
Join the waitlist — get patent alerts
Get an alert when Takanori Nawa files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →