Inventor · disambiguated record
Christopher D. Ebeling
Also filed as: EBELING CHRISTOPHER D
18 granted patents·1 pending application·376 citations·filing 1999–2018
95Inventor score
Top patents by PatentIndex Score
19 records- 0195US8996906B1Clock management blockTOWNLEY KENT R·Filed 2010·Granted Mar 31, 2015·61 cites·19 claims
- 0293US9203397B1Delaying start of user design executionALTERA CORP·Filed 2012·Granted Dec 1, 2015·12 cites·20 claims
- 0391US8225187B1Method and apparatus for implementing a cyclic redundancy check circuitSCHULTZ DAVID P·Filed 2008·Granted Jul 17, 2012·31 cites·19 claims
- 0491US6864715B1Windowing circuit for aligning data and clock signalsXILINX INC·Filed 2003·Granted Mar 8, 2005·47 cites·10 claims
- 0589US6798241B1Methods for aligning data and clock signalsXILINX INC·Filed 2003·Granted Sep 28, 2004·39 cites·19 claims
- 0686US6434642B1FIFO memory system and method with improved determination of full and empty conditions and amount of data storedXILINX INC·Filed 1999·Granted Aug 13, 2002·100 cites·16 claims
- 0784US9954530B2Implementation of related clocksALTERA CORP·Filed 2015·Granted Apr 24, 2018·5 cites·22 claims
- 0883US6871379B2Method and apparatus for appliance installation and levelingWOLF APPLIANCE COMPANY LLC·Filed 2002·Granted Mar 29, 2005·27 cites·12 claims
- 0982US9639416B1CRC circuits with extended cyclesALTERA CORP·Filed 2013·Granted May 2, 2017·8 cites·14 claims
- 1082US7254691B1Queuing and aligning dataXILINX INC·Filed 2005·Granted Aug 7, 2007·12 cites·20 claims
- 1181US9000801B1Implementation of related clocksTABULA INC·Filed 2013·Granted Apr 7, 2015·5 cites·21 claims
- 1279US6405269B1FIFO memory including a comparator circuit for determining full/empty conditions using mode control and carry chain multiplexersXILINX INC·Filed 2000·Granted Jun 11, 2002·22 cites·20 claims
- 1366US9148151B2Configurable storage elementsTEIG STEVEN·Filed 2012·Granted Sep 29, 2015·2 cites·19 claims
- 1464US8650514B2RescalingWEBER SCOTT J·Filed 2012·Granted Feb 11, 2014·2 cites·26 claims
- 1563US9257986B2RescalingALTERA CORP·Filed 2014·Granted Feb 9, 2016·1 cites·19 claims
- 1663US8788987B2RescalingWEBER SCOTT J·Filed 2011·Granted Jul 22, 2014·2 cites·20 claims
- 1753US2018287616A1Clock management blockALTERA CORP·Filed 2018·Application pending·0 cites
- 1850US10014865B2Clock management blockALTERA CORP·Filed 2015·Granted Jul 3, 2018·0 cites·20 claims
- 1944US10354706B1Delaying start of user design executionALTERA CORP·Filed 2015·Granted Jul 16, 2019·0 cites·10 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →