Inventor · disambiguated record
Ho-Seop Kim
Also filed as: KIM HO SEOP
19 granted patents·2 pending applications·161 citations·filing 1996–2021
94Inventor score
Top patents by PatentIndex Score
21 records- 0191US8146106B2On-demand emulation via user-level exception handlingKIM HO-SEOP·Filed 2007·Granted Mar 27, 2012·33 cites·15 claims
- 0290US7757221B2Apparatus and method for dynamic binary translator to support precise exceptions with minimal optimization constraintsINTEL CORP·Filed 2005·Granted Jul 13, 2010·28 cites·17 claims
- 0386US10725755B2Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threadsINTEL CORP·Filed 2017·Granted Jul 28, 2020·4 cites·17 claims
- 0486US7865885B2Using transactional memory for precise exception handling in aggressive dynamic binary optimizationsINTEL CORP·Filed 2006·Granted Jan 4, 2011·18 cites·17 claims
- 0584US7838061B2Method and apparatus for fabricating high temperature superconducting film through auxiliary cluster beam spraying, and high temperature superconducting film fabricated using the methodKOREA ELECTROTECH RES INST·Filed 2007·Granted Nov 23, 2010·8 cites·12 claims
- 0683US8935678B2Methods and apparatus to form a resilient objective instruction constructWU YOUFENG·Filed 2012·Granted Jan 13, 2015·7 cites·20 claims
- 0781US9619750B2Method and apparatus for store dependence predictionINTEL CORP·Filed 2013·Granted Apr 11, 2017·7 cites·10 claims
- 0881US9244827B2Store address prediction for memory disambiguation in a processing deviceKIM HO-SEOP·Filed 2013·Granted Jan 26, 2016·7 cites·24 claims
- 0981US8321840B2Software flow tracking using multiple threadsNAGARAJAN VIJAYANAND·Filed 2007·Granted Nov 27, 2012·19 cites·18 claims
- 1079US9672019B2Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threadsSAGER DAVID J·Filed 2010·Granted Jun 6, 2017·6 cites·18 claims
- 1178US7694281B2Two-pass MRET trace selection for dynamic optimizationINTEL CORP·Filed 2005·Granted Apr 6, 2010·10 cites·15 claims
- 1275US9292294B2Detection of memory address aliasing and violations of data dependency relationshipsINTEL CORP·Filed 2012·Granted Mar 22, 2016·4 cites·21 claims
- 1369US8700110B2Superconducting strip having metal coating layer and method of manufacturing the sameHA HONG SOO·Filed 2012·Granted Apr 15, 2014·2 cites·4 claims
- 1459US9348766B2Balanced P-LRU tree for a “multiple of 3” number of ways cacheBASEL ADI·Filed 2011·Granted May 24, 2016·2 cites·24 claims
- 1558US8156480B2Methods and apparatus to form a resilient objective instruction constructWU YOUFENG·Filed 2006·Granted Apr 10, 2012·1 cites·30 claims
- 1652US12174753B2Methods and apparatus for transferring data within hierarchical cache circuitryADVANCED RISC MACH LTD·Filed 2021·Granted Dec 24, 2024·0 cites·14 claims
- 1752US2011111963A1Apparatus For Fabricating High Temperature Superconducting Film And High Temperature Superconducting Film Fabricated Through Auxiliary Cluster Beam SprayingOH SANG SOO·Filed 2010·Application pending·0 cites
- 1851US11543994B2Controlling access requests of request nodesADVANCED RISC MACH LTD·Filed 2020·Granted Jan 3, 2023·0 cites·16 claims
- 1942US2007240141A1Performing dynamic information flow trackingQIN FENG·Filed 2006·Application pending·0 cites
- 2032US8026197B2Method and apparatus for manufacturing superconducting tape through integrated processKOREA ELECTROTECH RES INST·Filed 2007·Granted Sep 27, 2011·0 cites·8 claims
- 2132US5845131AMultiprocessor system employing an improved self-coded distributed interrupt arbitration techniqueDAEWOO TELECOM LTD·Filed 1996·Granted Dec 1, 1998·5 cites·5 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →