Inventor · disambiguated record
Jonathan Byrn
Also filed as: BYRN JONATHAN · BYRN JONATHAN W · BYRN JONATHAN WILLIAM
46 granted patents·3 pending applications·1,997 citations·filing 1992–2012
98Inventor score
Top patents by PatentIndex Score
49 records- 0198US7496867B2Cell library management for power optimizationLSI CORP·Filed 2007·Granted Feb 24, 2009·122 cites·20 claims
- 0297US5533021AApparatus and method for segmentation and time synchronization of the transmission of multimedia dataIBM·Filed 1995·Granted Jul 2, 1996·537 cites·24 claims
- 0395US5537408Aapparatus and method for segmentation and time synchronization of the transmission of multimedia dataIBM·Filed 1995·Granted Jul 16, 1996·364 cites·5 claims
- 0492US8336018B2Power grid optimizationTURNER MARK F·Filed 2010·Granted Dec 18, 2012·19 cites·20 claims
- 0592US7340700B2Method for abstraction of manufacturing test access and control ports to support automated RTL manufacturing test insertion flow for reusable modulesLSI LOGIC CORP·Filed 2005·Granted Mar 4, 2008·39 cites·19 claims
- 0691US5533020AATM cell schedulerIBM·Filed 1994·Granted Jul 2, 1996·197 cites·7 claims
- 0788US6823502B2Placement of configurable input/output buffer structures during design of integrated circuitsLSI LOGIC CORP·Filed 2002·Granted Nov 23, 2004·57 cites·22 claims
- 0887US7430725B2Suite of tools to design integrated circuitsLSI CORP·Filed 2005·Granted Sep 30, 2008·18 cites·23 claims
- 0987US7055113B2Simplified process to design integrated circuitsLSI LOGIC CORP·Filed 2002·Granted May 30, 2006·51 cites·17 claims
- 1084US6966044B2Method for composing memory on programmable platform devices to meet varied memory requirements with a fixed set of resourcesLSI LOGIC CORP·Filed 2002·Granted Nov 15, 2005·40 cites·20 claims
- 1182US8196086B2Granular channel width for power optimizationBROWN JEFFREY S·Filed 2010·Granted Jun 5, 2012·7 cites·20 claims
- 1281US7755111B2Programmable power management using a nanotube structureLSI CORP·Filed 2009·Granted Jul 13, 2010·6 cites·20 claims
- 1378US7703059B2Method and apparatus for automatic creation and placement of a floor-plan regionLSI CORP·Filed 2006·Granted Apr 20, 2010·9 cites·10 claims
- 1476US5502833ASystem and method for management of a predictive split cache for supporting FIFO queuesIBM·Filed 1994·Granted Mar 26, 1996·67 cites·22 claims
- 1574US6181705B1System and method for management a communications bufferIBM·Filed 1996·Granted Jan 30, 2001·87 cites·17 claims
- 1670US7380229B2Automatic generation of correct minimal clocking constraints for a semiconductor productLSI CORP·Filed 2005·Granted May 27, 2008·5 cites·22 claims
- 1768US8209573B2Sequential element low power scan implementationBROWN JEFF S·Filed 2008·Granted Jun 26, 2012·5 cites·22 claims
- 1868US7290224B2Guided capture, creation, and seamless integration with scalable complexity of a clock specification into a design flow of an integrated circuitLSI CORP·Filed 2004·Granted Oct 30, 2007·13 cites·13 claims
- 1967US6910201B2Custom clock interconnects on a standardized silicon platformLSI LOGIC CORP·Filed 2003·Granted Jun 21, 2005·13 cites·18 claims
- 2067US6498782B1Communications methods and gigabit ethernet communications adapter providing quality of service and receiver connection speed differentiationIBM·Filed 1999·Granted Dec 24, 2002·58 cites·15 claims
- 2166US7818695B2Redistribution of current demand and reduction of power and DCAPLSI CORP·Filed 2007·Granted Oct 19, 2010·3 cites·22 claims
- 2266US6601122B1Exceptions and interrupts with dynamic priority and vector routingIBM·Filed 2000·Granted Jul 29, 2003·12 cites·7 claims
- 2365US7263678B2Method of identifying floorplan problems in an integrated circuit layoutLSI CORP·Filed 2005·Granted Aug 28, 2007·3 cites·19 claims
- 2462US7412678B2Method and computer program for management of synchronous and asynchronous clock domain crossing in integrated circuit designLSI CORP·Filed 2004·Granted Aug 12, 2008·9 cites·16 claims
- 2562US5706461AMethod and apparatus for implementing virtual memory having multiple selected page sizesIBM·Filed 1996·Granted Jan 6, 1998·36 cites·12 claims
- 2661US5737638ASystem for determining plurality of data transformations to be performed upon single set of data during single transfer by examining communication data structureIBM·Filed 1995·Granted Apr 7, 1998·41 cites·36 claims
- 2760US5260942AMethod and apparatus for batching the receipt of data packetsIBM·Filed 1992·Granted Nov 9, 1993·38 cites·17 claims
- 2859US7966592B2Dual path static timing analysisLSI CORP·Filed 2008·Granted Jun 21, 2011·1 cites·20 claims
- 2957US8135976B2Modulated clock, an IC including the modulated clock and a method of providing a modulated clock signal for power controlBROWN JEFF S·Filed 2008·Granted Mar 13, 2012·3 cites·32 claims
- 3057US5555387AMethod and apparatus for implementing virtual memory having multiple selected page sizesIBM·Filed 1995·Granted Sep 10, 1996·30 cites·3 claims
- 3156US5761716ARate based memory replacement mechanism for replacing cache entries when the cache is fullIBM·Filed 1996·Granted Jun 2, 1998·30 cites·17 claims
- 3254US8471720B2On-chip power supply monitoring using a network of modulatorsTURNER MARK FRANKLIN·Filed 2010·Granted Jun 25, 2013·1 cites·25 claims
- 3353US7149218B2Cache line cut through of limited life data in a data processing systemIBM·Filed 2001·Granted Dec 12, 2006·3 cites·19 claims
- 3449US7655548B2Programmable power management using a nanotube structureLSI CORP·Filed 2005·Granted Feb 2, 2010·2 cites·14 claims
- 3549US7494842B2Programmable nanotube interconnectLSI CORP·Filed 2005·Granted Feb 24, 2009·0 cites·10 claims
- 3649US6871154B2Method and apparatus for automatically configuring and/or inserting chip resources for manufacturing testsLSI LOGIC CORP·Filed 2003·Granted Mar 22, 2005·6 cites·21 claims
- 3749US6011412AFrequency shift detection circuit with selectable granularityIBM·Filed 1998·Granted Jan 4, 2000·13 cites·17 claims
- 3848US7847285B2Configurable power segmentation using a nanotube structureLSI CORP·Filed 2005·Granted Dec 7, 2010·0 cites·6 claims
- 3948US5977837APhase selector for external frequency divider and phase locked loopIBM·Filed 1998·Granted Nov 2, 1999·13 cites·15 claims
- 4047US8415714B2Programmable nanotube interconnectBYRN JONATHAN·Filed 2009·Granted Apr 9, 2013·0 cites·20 claims
- 4147US8017512B2Efficient power management method in integrated circuit through a nanotube structureLSI CORP·Filed 2010·Granted Sep 13, 2011·0 cites·21 claims
- 4247US7103858B2Process and apparatus for characterizing intellectual property for integration into an IC platform environmentLSI LOGIC CORP·Filed 2004·Granted Sep 5, 2006·4 cites·12 claims
- 4345US6453366B1Method and apparatus for direct memory access (DMA) with dataflow blocking for usersIBM·Filed 1999·Granted Sep 17, 2002·17 cites·12 claims
- 4442US2014074449A1Scalable power model calibrationTURNER MARK F·Filed 2012·Application pending·0 cites
- 4541US2007033557A1Method for creating constraints for integrated circuit design closureBYRN JONATHAN W·Filed 2005·Application pending·0 cites
- 4639US6289430B1Method and apparatus for target addressing and translation in a non-uniform memory environment with user defined target tagsIBM·Filed 1999·Granted Sep 11, 2001·11 cites·20 claims
- 4737US7787325B2Row decode driver gradient design in a memory deviceLSI CORP·Filed 2008·Granted Aug 31, 2010·0 cites·18 claims
- 4837US2012065919A1Built-in self-test circuit-based radiation sensor, radiation sensing method and integrated circuit incorporating the sameBROWN JEFF S·Filed 2010·Application pending·0 cites
- 4935US6765911B1Communications adapter for implementing communications in a network and providing multiple modes of communicationsIBM·Filed 1999·Granted Jul 20, 2004·7 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Jonathan Byrn files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →