Inventor · disambiguated record
Zarir B. Sarkari
Also filed as: SARKARI ZARIR · SARKARI ZARIR B
5 granted patents·162 citations·filing 1995–1996
84Inventor score
Files withLSI LOGIC CORP5
Top patents by PatentIndex Score
5 records- 0181US5670890ASwitchable pull-ups and pull-downs for IDDQ testing of integrated circuitsLSI LOGIC CORP·Filed 1995·Granted Sep 23, 1997·55 cites·20 claims
- 0272US5644251ASwitchable pull-ups and pull-downs for IDDQ testing of integrated circuitsLSI LOGIC CORP·Filed 1995·Granted Jul 1, 1997·35 cites·33 claims
- 0359US5644498ATiming shell generation through netlist reductionLSI LOGIC CORP·Filed 1995·Granted Jul 1, 1997·39 cites·12 claims
- 0443US6345378B1Synthesis shell generation and use in ASIC designLSI LOGIC CORP·Filed 1995·Granted Feb 5, 2002·22 cites·8 claims
- 0534US5844818AMethod for creating and using design shells for integrated circuit designsLSI LOGIC CORP·Filed 1996·Granted Dec 1, 1998·11 cites·9 claims
Join the waitlist — get patent alerts
Get an alert when Zarir B. Sarkari files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →