Inventor · disambiguated record
Sundari Mitra
Also filed as: MITRA SUNDARI · MITRA SUNDARI S
21 granted patents·1 pending application·582 citations·filing 1991–2015
96Inventor score
Top patents by PatentIndex Score
22 records- 0198US8601423B1Asymmetric mesh NoC topologiesNetspeed Systems·Filed 2012·Granted Dec 3, 2013·118 cites·10 claims
- 0297US8819611B2Asymmetric mesh NoC topologiesNetspeed Systems·Filed 2013·Granted Aug 26, 2014·60 cites·12 claims
- 0395US8819616B2Asymmetric mesh NoC topologiesNetspeed Systems·Filed 2013·Granted Aug 26, 2014·23 cites·1 claims
- 0494US8885510B2Heterogeneous channel capacities in an interconnectNetspeed Systems·Filed 2012·Granted Nov 11, 2014·30 cites·14 claims
- 0592US9253085B2Hierarchical asymmetric mesh with virtual routersKUMAR SAILESH·Filed 2012·Granted Feb 2, 2016·22 cites·15 claims
- 0691US9244880B2Automatic construction of deadlock free interconnectsPHILIP JOJI·Filed 2012·Granted Jan 26, 2016·31 cites·15 claims
- 0790US9009648B2Automatic deadlock detection and avoidance in a system interconnect by capturing internal dependencies of IP cores using high level specificationKUMAR SAILESH·Filed 2013·Granted Apr 14, 2015·17 cites·18 claims
- 0885US9130856B2Creating multiple NoC layers for isolation or avoiding NoC traffic congestionKUMAR SAILESH·Filed 2013·Granted Sep 8, 2015·9 cites·20 claims
- 0983US5668490AFlip-flop with full scan capabilitySUN MICROSYSTEMS INC·Filed 1996·Granted Sep 16, 1997·47 cites·34 claims
- 1080US5221867AProgrammable logic array with internally generated precharge and evaluation timingINTEL CORP·Filed 1991·Granted Jun 22, 1993·42 cites·7 claims
- 1178US9185026B2Tagging and synchronization for fairness in NOC interconnectsKUMAR SAILESH·Filed 2012·Granted Nov 10, 2015·5 cites·17 claims
- 1273US5274678AClock switching apparatus and method for computer systemsINTEL CORP·Filed 1991·Granted Dec 28, 1993·69 cites·11 claims
- 1372US9007920B2QoS in heterogeneous NoC by assigning weights to NoC node channels and using weighted arbitration at NoC nodesKUMAR SAILESH·Filed 2013·Granted Apr 14, 2015·3 cites·14 claims
- 1465US10355996B2Heterogeneous channel capacities in an interconnectNetspeed Systems·Filed 2014·Granted Jul 16, 2019·1 cites·17 claims
- 1563US9774498B2Hierarchical asymmetric mesh with virtual routersNetspeed Systems·Filed 2015·Granted Sep 26, 2017·1 cites·20 claims
- 1658US5850150AFinal stage clock buffer in a clock distribution networkSUN MICROSYSTEMS INC·Filed 1996·Granted Dec 15, 1998·21 cites·27 claims
- 1757US6081022AClock distribution network with efficient shieldingSUN MICROSYSTEMS INC·Filed 1999·Granted Jun 27, 2000·19 cites·12 claims
- 1857US5481697AAn apparatus for providing a clock signal for a microprocessor at a selectable one of a plurality of frequencies and for dynamically switching between any of said plurality of frequenciesINTEL CORP·Filed 1994·Granted Jan 2, 1996·31 cites·5 claims
- 1954US6157237AReduced skew control block clock distribution networkSUN MICROSYSTEMS INC·Filed 1996·Granted Dec 5, 2000·13 cites·11 claims
- 2051US2014331027A1Asymmetric mesh noc topologiesNetspeed Systems·Filed 2014·Application pending·0 cites
- 2140US5994765AClock distribution network with efficient shieldingSUN MICROSYSTEMS INC·Filed 1996·Granted Nov 30, 1999·8 cites·11 claims
- 2240US5880607AClock distribution network with modular buffersSUN MICROSYSTEMS INC·Filed 1996·Granted Mar 9, 1999·12 cites·38 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →