Inventor · disambiguated record
Jean-Jacques Lecler
Also filed as: LECLER JEAN-JACQUES
22 granted patents·9 pending applications·51 citations·filing 2004–2021
93Inventor score
Top patents by PatentIndex Score
31 records- 0188US8316171B2Network on chip (NoC) with QoS featuresBOUCARD PHILIPPE·Filed 2010·Granted Nov 20, 2012·12 cites·37 claims
- 0286US11126431B1Dynamic memory scheduling routine with enhanced bank-group batchingQUALCOMM INC·Filed 2020·Granted Sep 21, 2021·2 cites·20 claims
- 0382US11520706B2Dram-aware cachingQUALCOMM INC·Filed 2021·Granted Dec 6, 2022·2 cites·23 claims
- 0477US8930638B2Method and apparatus for supporting target-side security in a cache coherent systemQUALCOMM TECHNOLOGIES INC·Filed 2012·Granted Jan 6, 2015·4 cites·29 claims
- 0576US11403217B2Memory bank group interleavingQUALCOMM INC·Filed 2020·Granted Aug 2, 2022·1 cites·12 claims
- 0676US9280468B2Three channel cache-coherency socket protocolQUALCOMM TECHNOLOGIES INC·Filed 2012·Granted Mar 8, 2016·3 cites·36 claims
- 0776US9225665B2Network on a chip socket protocolQUALCOMM TECHNOLOGIES INC·Filed 2012·Granted Dec 29, 2015·6 cites·22 claims
- 0873US9141556B2System translation look-aside buffer with request-based allocation and prefetchingQUALCOMM TECHNOLOGIES INC·Filed 2013·Granted Sep 22, 2015·2 cites·37 claims
- 0973US9110689B2Automatic pipeline stage insertionQUALCOMM TECHNOLOGIES INC·Filed 2012·Granted Aug 18, 2015·3 cites·13 claims
- 1068US9465749B2DMA engine with STLB prefetch capabilities and tethered prefetchingQUALCOMM TECHNOLOGIES INC·Filed 2013·Granted Oct 11, 2016·1 cites·13 claims
- 1168US9396130B2System translation look-aside buffer integrated in an interconnectQUALCOMM TECHNOLOGIES INC·Filed 2013·Granted Jul 19, 2016·1 cites·23 claims
- 1265US9639469B2Coherency controller with reduced data bufferMOLL LAURENT·Filed 2013·Granted May 2, 2017·3 cites·25 claims
- 1357US7148728B2Digital delay device, digital oscillator clock signal generator and memory interfaceARTERIS·Filed 2004·Granted Dec 12, 2006·10 cites·16 claims
- 1454US9503222B2Differential formatting between normal and retry data transmissionArteris SAS·Filed 2012·Granted Nov 22, 2016·1 cites·17 claims
- 1553US9563560B2Adaptive tuning of snoopsQUALCOMM TECHNOLOGIES INC·Filed 2013·Granted Feb 7, 2017·0 cites·15 claims
- 1653US9361230B2Three channel cache-coherency socket protocolQUALCOMM TECHNOLOGIES INC·Filed 2015·Granted Jun 7, 2016·0 cites·30 claims
- 1751US10951230B1Method and apparatus for ternary mappingQUALCOMM INC·Filed 2020·Granted Mar 16, 2021·0 cites·20 claims
- 1849US9882839B2Zero-latency network on chip (NoC)QUALCOMM TECHNOLOGIES INC·Filed 2015·Granted Jan 30, 2018·0 cites·30 claims
- 1949US9049124B2Zero-latency network on chip (NoC)LECLER JEAN-JACQUES·Filed 2009·Granted Jun 2, 2015·0 cites·28 claims
- 2048US2013179613A1Network on chip (noc) with qos featuresARTERIS S A·Filed 2012·Application pending·0 cites
- 2146US9069912B2System and method of distributed initiator-local reorder buffersBOUCARD PHILIPPE·Filed 2012·Granted Jun 30, 2015·0 cites·14 claims
- 2246US2005025169A1Device and method for forwarding a messageFiled 2004·Application pending·0 cites
- 2344US9471538B2Network on a chip socket protocolQUALCOMM TECHNOLOGIES INC·Filed 2012·Granted Oct 18, 2016·0 cites·19 claims
- 2444US2013111149A1Integrated circuits with cache-coherencyArteris SAS·Filed 2012·Application pending·0 cites
- 2543US8788737B2Transport of PCI-ordered traffic over independent networksBOUCARD PHILIPPE·Filed 2011·Granted Jul 22, 2014·0 cites·28 claims
- 2643US2021382651A1Scheduling memory transactionsQUALCOMM INC·Filed 2020·Application pending·0 cites
- 2743US2022019459A1Controlled early response in master-slave systemsQUALCOMM INC·Filed 2020·Application pending·0 cites
- 2839US2015019193A1Verification using generic protocol adaptersQUALCOMM TECHNOLOGIES INC·Filed 2013·Application pending·0 cites
- 2939US2015019776A1Selective change of pending transaction urgencyQUALCOMM TECHNOLOGIES INC·Filed 2013·Application pending·0 cites
- 3031US2013174113A1Floorplan estimationArteris SAS·Filed 2012·Application pending·0 cites
- 3130US2012290810A1Memory Access Latency MeteringLECLER JEAN-JACQUES·Filed 2012·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →