Inventor · disambiguated record

Tetsuya Akasu

Also filed as: AKASU TETSUYA

2 granted patents·5 citations·filing 2002–2003

50Inventor score

Technology areasH10P

Files withSEIKO EPSON CORP2

Top patents by PatentIndex Score

2 records

0151US6878609B2Silicon wafer break pattern, silicon substrate, and method of generating silicon wafer break patternSEIKO EPSON CORP·Filed 2003·Granted Apr 12, 2005·4 cites·20 claims
0243US6699552B2Silicon wafer break pattern, silicon substrateSEIKO EPSON CORP·Filed 2002·Granted Mar 2, 2004·1 cites·26 claims

Join the waitlist — get patent alerts

Get an alert when Tetsuya Akasu files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →