Inventor · disambiguated record
Paul M. Furnanz
Also filed as: FURNANZ PAUL · FURNANZ PAUL M
4 granted patents·1 citations·filing 2015–2019
59Inventor score
Technology areasG06F
Files withSYNOPSYS INC4
Top patents by PatentIndex Score
4 records- 0168US10817639B1Transparent hierarchical routing in an integrated circuit designSYNOPSYS INC·Filed 2019·Granted Oct 27, 2020·1 cites·19 claims
- 0254US10346575B2Graphical user interface to facilitate routing of a physical connection in a hierarchical integrated circuit designSYNOPSYS INC·Filed 2018·Granted Jul 9, 2019·0 cites·20 claims
- 0349US9898570B2Transparent editing of physical data in hierarchical integrated circuit designSYNOPSYS INC·Filed 2016·Granted Feb 20, 2018·0 cites·15 claims
- 0439US9697313B2Organization for virtual-flat expansion of physical data in physically-hierarchical IC designsSYNOPSYS INC·Filed 2015·Granted Jul 4, 2017·0 cites·14 claims
Join the waitlist — get patent alerts
Get an alert when Paul M. Furnanz files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →