Inventor · disambiguated record

Ee K. Cho

Also filed as: CHO EE K

1 granted patent·234 citations·filing 2004–2004

56Inventor score

Technology areasG06F

Files withIBM1

Top patents by PatentIndex Score

1 record

0195US7093208B2Method for tuning a digital design for synthesized random logic circuit macros in a continuous design space with optional insertion of multiple threshold voltage devicesIBM·Filed 2004·Granted Aug 15, 2006·234 cites·17 claims

Join the waitlist — get patent alerts

Get an alert when Ee K. Cho files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →