Inventor · disambiguated record
Alexandre E. Eichenberger
Also filed as: EICHENBERGER ALEXANDRE E
74 granted patents·9 pending applications·830 citations·filing 2003–2015
99Inventor score
Technology areasG06F
Top patents by PatentIndex Score
83 records- 0196US9971713B2Multi-petascale highly efficient parallel supercomputerGLOBALFOUNDRIES INC·Filed 2015·Granted May 15, 2018·30 cites·14 claims
- 0296US9081501B2Multi-petascale highly efficient parallel supercomputerASAAD SAMEH·Filed 2011·Granted Jul 14, 2015·115 cites·41 claims
- 0395US8087010B2Selective code generation optimization for an advanced dual-representation polyhedral loop transformation frameworkEICHENBERGER ALEXANDRE E·Filed 2007·Granted Dec 27, 2011·57 cites·20 claims
- 0494US9563428B2Schedulers with load-store queue awarenessIBM·Filed 2015·Granted Feb 7, 2017·13 cites·7 claims
- 0594US8650240B2Complex matrix multiplication operations with data pre-conditioning in a high performance computing architectureEICHENBERGER ALEXANDRE E·Filed 2009·Granted Feb 11, 2014·36 cites·20 claims
- 0694US7493452B2Method to efficiently prefetch and batch compiler-assisted software cache accessesIBM·Filed 2006·Granted Feb 17, 2009·39 cites·13 claims
- 0793US9600281B2Matrix multiplication operations using pair-wise load and splat operationsEICHENBERGER ALEXANDRE E·Filed 2010·Granted Mar 21, 2017·23 cites·25 claims
- 0893US8577950B2Matrix multiplication operations with data pre-conditioning in a high performance computing architectureEICHENBERGER ALEXANDRE E·Filed 2009·Granted Nov 5, 2013·30 cites·17 claims
- 0992US8458442B2Method and structure of using SIMD vector architectures to implement matrix multiplicationEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jun 4, 2013·30 cites·24 claims
- 1091US8521961B2Checkpointing in speculative versioning cachesEICHENBERGER ALEXANDRE E·Filed 2009·Granted Aug 27, 2013·26 cites·24 claims
- 1191US8464271B2Runtime dependence-aware scheduling using assist threadEICHENBERGER ALEXANDRE E·Filed 2012·Granted Jun 11, 2013·15 cites·18 claims
- 1291US7865693B2Aligning precision converted vector data using mask indicating offset relative to element boundary corresponding to precision typeIBM·Filed 2008·Granted Jan 4, 2011·24 cites·18 claims
- 1389US8667260B2Building approximate data dependences with a moving windowEICHENBERGER ALEXANDRE E·Filed 2010·Granted Mar 4, 2014·14 cites·25 claims
- 1488US8087011B2Domain stretching for an advanced dual-representation polyhedral loop transformation frameworkEICHENBERGER ALEXANDRE E·Filed 2007·Granted Dec 27, 2011·20 cites·18 claims
- 1586US7395531B2Framework for efficient code generation using loop peeling for SIMD loop code with multiple misaligned statementsIBM·Filed 2004·Granted Jul 1, 2008·38 cites·8 claims
- 1685US8561044B2Optimized code generation targeting a high locality software cacheCHEN TONG·Filed 2008·Granted Oct 15, 2013·15 cites·19 claims
- 1785US7730463B2Efficient generation of SIMD code in presence of multi-threading and other false sharing conditions and in machines having memory protection supportIBM·Filed 2006·Granted Jun 1, 2010·16 cites·21 claims
- 1884US8146067B2Efficient data reorganization to satisfy data alignment constraintsEICHENBERGER ALEXANDRE E·Filed 2008·Granted Mar 27, 2012·12 cites·9 claims
- 1983US8458684B2Insertion of operation-and-indicate instructions for optimized SIMD codeEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jun 4, 2013·12 cites·19 claims
- 2083US7386842B2Efficient data reorganization to satisfy data alignment constraintsIBM·Filed 2004·Granted Jun 10, 2008·31 cites·5 claims
- 2182US8370575B2Optimized software cache lookup for SIMD architecturesIBM·Filed 2006·Granted Feb 5, 2013·11 cites·38 claims
- 2281US8245208B2SIMD code generation for loops with mixed data lengthsEICHENBERGER ALEXANDRE E·Filed 2008·Granted Aug 14, 2012·9 cites·14 claims
- 2380US8561043B2Data transfer optimized software cache for irregular memory referencesAYGUADE EDUARD·Filed 2008·Granted Oct 15, 2013·13 cites·18 claims
- 2479US10782973B2Optimizing branch re-wiring in a software instruction cacheIBM·Filed 2015·Granted Sep 22, 2020·3 cites·1 claims
- 2579US8572586B2Optimized scalar promotion with load and splat SIMD instructionsEICHENBERGER ALEXANDRE E·Filed 2012·Granted Oct 29, 2013·4 cites·21 claims
- 2679US8549501B2Framework for generating mixed-mode operations in loop-level simdizationEICHENBERGER ALEXANDRE E·Filed 2004·Granted Oct 1, 2013·27 cites·19 claims
- 2779US8196124B2SIMD code generation in the presence of optimized misaligned data reorganizationEICHENBERGER ALEXANDRE E·Filed 2008·Granted Jun 5, 2012·8 cites·10 claims
- 2879US8056065B2Stable transitions in the presence of conditionals for an advanced dual-representation polyhedral loop transformation frameworkIBM·Filed 2007·Granted Nov 8, 2011·9 cites·20 claims
- 2977US8060870B2System and method for advanced polyhedral loop transformations of source code in a compilerEICHENBERGER ALEXANDRE E·Filed 2007·Granted Nov 15, 2011·8 cites·18 claims
- 3076US9652231B2All-to-all permutation of vector elements based on a permutation pattern encoded in mantissa and exponent bits in a floating-point SIMD architectureEICHENBERGER ALEXANDRE E·Filed 2008·Granted May 16, 2017·7 cites·20 claims
- 3175US8627043B2Data parallel function call for determining if called routine is data parallelEICHENBERGER ALEXANDRE E·Filed 2012·Granted Jan 7, 2014·3 cites·9 claims
- 3275US8006238B2Workload partitioning in a parallel system with hetergeneous alignment constraintsIBM·Filed 2006·Granted Aug 23, 2011·7 cites·32 claims
- 3374US8171464B2Efficient code generation using loop peeling for SIMD loop code with multile misaligned statementsEICHENBERGER ALEXANDRE E·Filed 2008·Granted May 1, 2012·5 cites·16 claims
- 3473US9575753B2SIMD compare instruction using permute logic for distributed register filesEICHENBERGER ALEXANDRE E·Filed 2012·Granted Feb 21, 2017·3 cites·25 claims
- 3573US9223580B2Systems, methods and computer products for cross-thread schedulingEICHENBERGER ALEXANDRE E·Filed 2007·Granted Dec 29, 2015·6 cites·8 claims
- 3673US8954943B2Analyze and reduce number of data reordering operations in SIMD codeEICHENBERGER ALEXANDRE E·Filed 2006·Granted Feb 10, 2015·6 cites·20 claims
- 3773US8726252B2Management of conditional branches within a data parallel systemEICHENBERGER ALEXANDRE E·Filed 2011·Granted May 13, 2014·4 cites·6 claims
- 3873US8527974B2Data transfer optimized software cache for regular memory referencesAYGUADE EDUARD·Filed 2008·Granted Sep 3, 2013·8 cites·23 claims
- 3973US8056069B2Framework for integrated intra- and inter-loop aggregation of contiguous memory accesses for SIMD vectorizationIBM·Filed 2007·Granted Nov 8, 2011·5 cites·5 claims
- 4073US7367026B2Framework for integrated intra- and inter-loop aggregation of contiguous memory accesses for SIMD vectorizationIBM·Filed 2004·Granted Apr 29, 2008·16 cites·10 claims
- 4172US8468539B2Tracking and detecting thread dependencies using speculative versioning cacheEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jun 18, 2013·5 cites·19 claims
- 4271US7475392B2SIMD code generation for loops with mixed data lengthsIBM·Filed 2004·Granted Jan 6, 2009·14 cites·7 claims
- 4370US8341615B2Single instruction multiple data (SIMD) code generation for parallel loops using versioning and schedulingEICHENBERGER ALEXANDRE E·Filed 2008·Granted Dec 25, 2012·5 cites·13 claims
- 4469US8468508B2Parallelization of irregular reductions via parallel building and exploitation of conflict-free units of work at runtimeEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jun 18, 2013·5 cites·25 claims
- 4569US8136105B2Method to exploit superword-level parallelism using semi-isomorphic packingEICHENBERGER ALEXANDRE E·Filed 2006·Granted Mar 13, 2012·4 cites·14 claims
- 4668US8627042B2Data parallel function call for determining if called routine is data parallelEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jan 7, 2014·3 cites·16 claims
- 4768US8266587B2Method using SLP packing with statements having both isomorphic and non-isomorphic expressionsEICHENBERGER ALEXANDRE E·Filed 2007·Granted Sep 11, 2012·4 cites·26 claims
- 4867US8881159B2Constant time worker thread allocation via configuration cachingEICHENBERGER ALEXANDRE E·Filed 2011·Granted Nov 4, 2014·2 cites·23 claims
- 4967US8214831B2Runtime dependence-aware scheduling using assist threadEICHENBERGER ALEXANDRE E·Filed 2009·Granted Jul 3, 2012·3 cites·19 claims
- 5067US7478377B2SIMD code generation in the presence of optimized misaligned data reorganizationIBM·Filed 2004·Granted Jan 13, 2009·11 cites·5 claims
Showing the top 50 of 83 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Alexandre E. Eichenberger files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →