Inventor · disambiguated record
Cheng-Mu Lin
Also filed as: LIN CHENG-MU
3 granted patents·0 citations·filing 2018–2022
50Inventor score
Technology areasH10P
Files withTAIWAN SEMICONDUCTOR MFG CO LTD3
Top patents by PatentIndex Score
3 records- 0175US12368066B2System and method for correcting non-ideal wafer topographyTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Jul 22, 2025·0 cites·20 claims
- 0269US11367644B2System and method for correcting non-ideal wafer topographyTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jun 21, 2022·0 cites·20 claims
- 0358US10770327B2System and method for correcting non-ideal wafer topographyTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Sep 8, 2020·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Cheng-Mu Lin files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →