Inventor · disambiguated record
Loren L. Mclaury
Also filed as: MCLAURY LOREN · MCLAURY LOREN L
69 granted patents·2,809 citations·filing 1990–2023
99Inventor score
Files withMICRON TECHNOLOGY INC43LATTICE SEMICONDUCTOR CORP17MICRON SEMICONDUCTOR INC4CHEN ZHENG1MCLAURY LOREN1
Top patents by PatentIndex Score
69 records- 0199US6122211AFast, low power, write scheme for memory circuits using pulsed off isolation deviceMICRON TECHNOLOGY INC·Filed 1998·Granted Sep 19, 2000·419 cites·28 claims
- 0299US5506811ADynamic memory with isolated digit linesMICRON TECHNOLOGY INC·Filed 1994·Granted Apr 9, 1996·447 cites·31 claims
- 0397US5768178AData transfer circuit in a memory deviceMICRON TECHNOLOGY INC·Filed 1997·Granted Jun 16, 1998·196 cites·8 claims
- 0497US5655105AMethod and apparatus for multiple latency synchronous pipelined dynamic random access memoryMICRON TECHNOLOGY INC·Filed 1995·Granted Aug 5, 1997·161 cites·5 claims
- 0597US5452259AMultiport memory with pipelined serial inputMICRON TECHNOLOGY INC·Filed 1993·Granted Sep 19, 1995·176 cites·33 claims
- 0697US5369622AMemory with isolated digit linesMICRON SEMICONDUCTOR INC·Filed 1993·Granted Nov 29, 1994·161 cites·13 claims
- 0795US5282177AMultiple register block write method and circuit for video DRAMsMICRON TECHNOLOGY INC·Filed 1992·Granted Jan 25, 1994·147 cites·41 claims
- 0890US5793688AMethod for multiple latency synchronous dynamic random access memoryMICRON TECHNOLOGY INC·Filed 1997·Granted Aug 11, 1998·55 cites·3 claims
- 0990US5325502APipelined SAM register serial outputMICRON TECHNOLOGY INC·Filed 1991·Granted Jun 28, 1994·81 cites·20 claims
- 1089US5813023AMethod and apparatus for multiple latency synchronous dynamic random access memoryMICRON TECHNOLOGY INC·Filed 1997·Granted Sep 22, 1998·50 cites·22 claims
- 1188US9191022B2Leakage-current abatement circuitry for memory arraysLATTICE SEMICONDUCTOR CORP·Filed 2013·Granted Nov 17, 2015·5 cites·12 claims
- 1287US5235545AMemory array write addressing circuit for simultaneously addressing selected adjacent memory cellsMICRON TECHNOLOGY INC·Filed 1991·Granted Aug 10, 1993·66 cites·49 claims
- 1385US8522126B1Blocking memory readback in a programmable logic deviceCHEN ZHENG·Filed 2010·Granted Aug 27, 2013·11 cites·11 claims
- 1485US6130856AMethod and apparatus for multiple latency synchronous dynamic random access memoryMICRON TECHNOLOGY INC·Filed 1998·Granted Oct 10, 2000·37 cites·20 claims
- 1585US5710741APower up intialization circuit responding to an input signalMICRON TECHNOLOGY INC·Filed 1995·Granted Jan 20, 1998·43 cites·19 claims
- 1682US5650976ADual strobed negative pumped wordlines for dynamic random access memoriesMICRON TECHNOLOGY INC·Filed 1995·Granted Jul 22, 1997·44 cites·15 claims
- 1781US9286952B2SRAM with two-level voltage regulatorLATTICE SEMICONDUCTOR CORP·Filed 2014·Granted Mar 15, 2016·7 cites·18 claims
- 1881US7944765B1Programmable logic device with built in self testLATTICE SEMICONDUCTOR CORP·Filed 2009·Granted May 17, 2011·11 cites·13 claims
- 1981US5657287AEnhanced multiple block writes to adjacent blocks of memory using a sequential counterMICRON TECHNOLOGY INC·Filed 1995·Granted Aug 12, 1997·41 cites·14 claims
- 2081US5323350AIntegrated circuit memory with dual P-sense amplifiers associated with each column lineMICRON TECHNOLOGIES INC·Filed 1992·Granted Jun 21, 1994·48 cites·9 claims
- 2180US7630259B1Programmable logic device with built in self testLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Dec 8, 2009·11 cites·18 claims
- 2280US5410508APumped wordlinesMICRON SEMICONDUCTOR INC·Filed 1993·Granted Apr 25, 1995·39 cites·19 claims
- 2378US7636259B1Flash memory array with independently erasable sectorsLATTICE SEMICONDUCTOR CORP·Filed 2006·Granted Dec 22, 2009·9 cites·20 claims
- 2475US5657266ASingle ended transfer circuitMICRON TECHNOLOGY INC·Filed 1995·Granted Aug 12, 1997·32 cites·13 claims
- 2575US5579278AMultiport memory with pipelined serial inputMICRON TECHNOLOGY INC·Filed 1995·Granted Nov 26, 1996·30 cites·15 claims
- 2674US6917536B1Memory access circuit and method for reading and writing data with the same clock signalLATTICE SEMICONDUCTOR CORP·Filed 2002·Granted Jul 12, 2005·22 cites·23 claims
- 2774US6359831B1Method and apparatus for multiple latency synchronous dynamic random access memoryMICRON TECHNOLOGY INC·Filed 2000·Granted Mar 19, 2002·13 cites·15 claims
- 2873US6738306B2SRAM cell with single-ended and differential read/write portsLATTICE SEMICONDUCTOR CORP·Filed 2002·Granted May 18, 2004·20 cites·21 claims
- 2973US6452866B2Method and apparatus for multiple latency synchronous dynamic random access memoryMICRON TECHNOLOGY INC·Filed 2001·Granted Sep 17, 2002·12 cites·2 claims
- 3072US5311478AIntegrated circuit memory with asymmetric row access topologyMICRON TECHNOLOGY INC·Filed 1992·Granted May 10, 1994·33 cites·24 claims
- 3170US5636175ARow decoder/driver circuit for determining non selected wordlines and for driving non-selected wordlines to a potential less than the lowest potential of the digit linesMICRON SEMICONDUCTOR INC·Filed 1995·Granted Jun 3, 1997·26 cites·15 claims
- 3270US5245578ADRAM with a two stage voltage pull-down sense amplifierMICRON TECHNOLOGY INC·Filed 1992·Granted Sep 14, 1993·29 cites·7 claims
- 3368US5265050AIntegrated circuit memory with isolation of column line portions through P-sense amplification periodMICRON TECHNOLOGY INC·Filed 1992·Granted Nov 23, 1993·27 cites·22 claims
- 3468US5202587AMOSFET gate substrate bias sensorMICRON TECHNOLOGY INC·Filed 1990·Granted Apr 13, 1993·36 cites·22 claims
- 3567US5754478AFast, low power, write scheme for memory circuits using pulsed off isolation deviceMICRON TECHNOLOGY INC·Filed 1995·Granted May 19, 1998·19 cites·18 claims
- 3666US12512143B2Dual power supplied memory cells and deterministic reset thereof for programmable logic devicesLATTICE SEMICONDUCTOR CORP·Filed 2023·Granted Dec 30, 2025·0 cites·20 claims
- 3766US10417078B2Deterministic read back and error detection for programmable logic devicesLATTICE SEMICONDUCTOR CORP·Filed 2017·Granted Sep 17, 2019·2 cites·18 claims
- 3866US5394172AVRAM having isolated array sections for providing write functions that will not affect other array sectionsMICRON SEMICONDUCTOR INC·Filed 1993·Granted Feb 28, 1995·22 cites·7 claims
- 3965US5654933AEquilibrated sam read transfer circuitMICRON TECHNOLOGY INC·Filed 1997·Granted Aug 5, 1997·24 cites·6 claims
- 4064US6363025B1Power up initialization circuit responding to an input signalMICRON TECHNOLOGY INC·Filed 2000·Granted Mar 26, 2002·13 cites·20 claims
- 4164US5553028ASingle P-sense AMP circuit using depletion isolation devicesMICRON TECHNOLOGY INC·Filed 1995·Granted Sep 3, 1996·22 cites·9 claims
- 4262US12373117B2Selectively powered embedded memory systems and methodsLATTICE SEMICONDUCTOR CORP·Filed 2023·Granted Jul 29, 2025·0 cites·20 claims
- 4362US5926433ADual strobed negative pumped worldlines for dynamic random access memoriesMICRON TECHNOLOGY INC·Filed 1997·Granted Jul 20, 1999·18 cites·18 claims
- 4462US5500817ATrue tristate output buffer and a method for driving a potential of an output pad to three distinct conditionsMICRON TECHNOLOGY INC·Filed 1993·Granted Mar 19, 1996·21 cites·16 claims
- 4561US8477549B1Triggered sense amplifierSOOD ROHITH·Filed 2010·Granted Jul 2, 2013·3 cites·21 claims
- 4659US9542993B2Leakage-current abatement circuitry for memory arraysLATTICE SEMICONDUCTOR CORP·Filed 2015·Granted Jan 10, 2017·0 cites·17 claims
- 4759US6549481B2Power up initialization circuit responding to an input signalMICRON TECHNOLOGY INC·Filed 2002·Granted Apr 15, 2003·7 cites·27 claims
- 4854US5912855APower up initialization circuit responding to an input signalMICRON TECHNOLOGY INC·Filed 1997·Granted Jun 15, 1999·10 cites·19 claims
- 4952US5896339AMulti-bit block write in a random access memoryMICRON TECHNOLOGY INC·Filed 1998·Granted Apr 20, 1999·13 cites·24 claims
- 5051US7411414B1Single-ended output driver bufferLATTICE SEMICONDUCTOR CORP·Filed 2007·Granted Aug 12, 2008·1 cites·20 claims
Showing the top 50 of 69 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Loren L. Mclaury files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →