Inventor · disambiguated record
Enric Herrero Abellanas
Also filed as: ABELLANAS ENRIC H · ABELLANAS ENRIC HERRERO
4 granted patents·14 citations·filing 2011–2013
68Inventor score
Top patents by PatentIndex Score
4 records- 0184US9071281B2Selective provision of error correction for memoryINTEL CORP·Filed 2013·Granted Jun 30, 2015·10 cites·23 claims
- 0271US9075904B2Vulnerability estimation for cache memoryINTEL CORP·Filed 2013·Granted Jul 7, 2015·3 cites·22 claims
- 0360US9608922B2Traffic control on an on-chip networkMONCHIERO MATTEO·Filed 2011·Granted Mar 28, 2017·1 cites·11 claims
- 0444US9619309B2Enforcing different operational configurations for different tasks for failure rate based control of processorsINTEL CORP·Filed 2012·Granted Apr 11, 2017·0 cites·23 claims
Join the waitlist — get patent alerts
Get an alert when Enric Herrero Abellanas files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →