Inventor · disambiguated record
Douglas R. Beard
Also filed as: BEARD DOUGLAS · BEARD DOUGLAS R · BEARD DOUGLAS RICHARD · BEARD SR DOUGLAS R
25 granted patents·2 pending applications·1,479 citations·filing 1988–2013
97Inventor score
Files withCRAY RESEARCH INC12SUPERCOMPUTER SYSTEMS LTD6ADVANCED MICRO DEVICES INC3CYRIX CORP1GOULD INC1
Top patents by PatentIndex Score
27 records- 0198US5197130ACluster architecture for a highly parallel scalar/vector multiprocessor systemSUPERCOMPUTER SYSTEMS LTD·Filed 1989·Granted Mar 23, 1993·340 cites·19 claims
- 0293US5430884AScalar/vector processorCRAY RESEARCH INC·Filed 1990·Granted Jul 4, 1995·131 cites·11 claims
- 0390US5561784AInterleaved memory access system having variable-sized segments logical address spaces and means for dividing/mapping physical address into higher and lower order addressesCRAY RESEARCH INC·Filed 1994·Granted Oct 1, 1996·101 cites·10 claims
- 0486US5428803AMethod and apparatus for a unified parallel processing architectureCRAY RESEARCH INC·Filed 1992·Granted Jun 27, 1995·116 cites·24 claims
- 0582US5963984AAddress translation unit employing programmable page sizeNAT SEMICONDUCTOR CORP·Filed 1997·Granted Oct 5, 1999·100 cites·15 claims
- 0681US5208914AMethod and apparatus for non-sequential resource accessSUPERCONDUCTOR SYSTEMS LIMITED·Filed 1990·Granted May 4, 1993·107 cites·19 claims
- 0778US5175862AMethod and apparatus for a special purpose arithmetic boolean unitSUPERCOMPUTER SYSTEMS LTD·Filed 1990·Granted Dec 29, 1992·90 cites·18 claims
- 0873US5640524AMethod and apparatus for chaining vector instructionsCRAY RESEARCH INC·Filed 1995·Granted Jun 17, 1997·41 cites·8 claims
- 0970US5752274AAddress translation unit employing a victim TLBCYRIX CORP·Filed 1994·Granted May 12, 1998·54 cites·14 claims
- 1070US5745721APartitioned addressing apparatus for vector/scalar registersCRAY RESEARCH INC·Filed 1995·Granted Apr 28, 1998·34 cites·2 claims
- 1168US6351797B1Translation look-aside buffer for storing region configuration bits and method of operationVIA CYRIX INC·Filed 1998·Granted Feb 26, 2002·58 cites·14 claims
- 1266US5239629ADedicated centralized signaling mechanism for selectively signaling devices in a multiprocessor systemSUPERCOMPUTER SYSTEMS LTD·Filed 1990·Granted Aug 24, 1993·48 cites·10 claims
- 1365US5659706AVector/scalar processor with simultaneous processing and instruction cache fillingCRAY RESEARCH INC·Filed 1995·Granted Aug 19, 1997·28 cites·1 claims
- 1464US5253359AControl and maintenance subsystem network for use with a multiprocessor computer systemSUPERCOMPUTER SYSTEMS LTD·Filed 1990·Granted Oct 12, 1993·64 cites·4 claims
- 1563US8589629B2Method for way allocation and way locking in a cacheOWEN JONATHAN·Filed 2009·Granted Nov 19, 2013·3 cites·21 claims
- 1656US5544337AVector processor having registers for control by vector resistersCRAY RESEARCH INC·Filed 1995·Granted Aug 6, 1996·33 cites·7 claims
- 1755US7502969B2Method and apparatus for analyzing digital circuitsADVANCED MICRO DEVICES INC·Filed 2004·Granted Mar 10, 2009·8 cites·17 claims
- 1853US5623650AMethod of processing a sequence of conditional vector IF statementsCRAY RESEARCH INC·Filed 1995·Granted Apr 22, 1997·28 cites·4 claims
- 1952US5706490AMethod of processing conditional branch instructions in scalar/vector processorCRAY RESEARCH INC·Filed 1995·Granted Jan 6, 1998·15 cites·2 claims
- 2052US5165038AGlobal registers for a multiprocessor systemSUPERCOMPUTER SYSTEMS LTD·Filed 1990·Granted Nov 17, 1992·26 cites·12 claims
- 2146US5524255AMethod and apparatus for accessing global registers in a multiprocessor systemCRAY RESEARCH INC·Filed 1995·Granted Jun 4, 1996·20 cites·7 claims
- 2245US2015026406A1Size adjusting caches by wayADVANCED MICRO DEVICES INC·Filed 2013·Application pending·0 cites
- 2345US2015026407A1Size adjusting caches based on processor power modeADVANCED MICRO DEVICES INC·Filed 2013·Application pending·0 cites
- 2442US4953079ACache memory address modifier for dynamic alteration of cache block fetch sequenceGOULD INC·Filed 1988·Granted Aug 28, 1990·12 cites·6 claims
- 2541US5598547AVector processor having functional unit paths of differing pipeline lengthsCRAY RESEARCH INC·Filed 1995·Granted Jan 28, 1997·14 cites·2 claims
- 2639US5717881AData processing system for processing one and two parcel instructionsCRAY RESEARCH INC·Filed 1995·Granted Feb 10, 1998·6 cites·1 claims
- 2730US5055707AMethod and apparatus for single step clocking on signal paths longer than a clock cycleSUPERCOMPUTER SYSTEMS LTD·Filed 1990·Granted Oct 8, 1991·2 cites·4 claims
Join the waitlist — get patent alerts
Get an alert when Douglas R. Beard files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →