Inventor · disambiguated record
Gilles J. Muller
Also filed as: MULLER GILLES · MULLER GILLES J · MULLER GILLES JOSEPH MAURICE
12 granted patents·1 pending application·77 citations·filing 1999–2021
88Inventor score
Files withFREESCALE SEMICONDUCTOR INC4NXP USA INC2AKHTER TAHMINA1HONG CHEONG MIN1INRIA INST NAT DE LA RECH EN I1
Top patents by PatentIndex Score
13 records- 0194US8830776B1Negative charge pump regulationFREESCALE SEMICONDUCTOR INC·Filed 2013·Granted Sep 9, 2014·18 cites·20 claims
- 0287US8829964B1Compensated hysteresis circuitWILLIAMS JACOB T·Filed 2013·Granted Sep 9, 2014·12 cites·20 claims
- 0384US9837161B2Split-gate memory having sector retirement with reduced current and method thereforFREESCALE SEMICONDUCTOR INC·Filed 2016·Granted Dec 5, 2017·7 cites·20 claims
- 0479US11961558B2Hidden writes in a resistive memoryNXP USA INC·Filed 2021·Granted Apr 16, 2024·1 cites·13 claims
- 0565US9218889B1Multibit sense amplifier calibrationAKHTER TAHMINA·Filed 2014·Granted Dec 22, 2015·4 cites·20 claims
- 0664US9007138B2Oscillator with startup circuitryMULLER GILLES J·Filed 2013·Granted Apr 14, 2015·3 cites·18 claims
- 0763US9300296B2Level shifter circuitFREESCALE SEMICONDUCTOR INC·Filed 2013·Granted Mar 29, 2016·2 cites·19 claims
- 0846US9349453B2Semiconductor memory cell and driver circuitry with gate oxide formed simultaneouslyHONG CHEONG MIN·Filed 2014·Granted May 24, 2016·0 cites·13 claims
- 0945US8971147B2Control gate word line driver circuit for multigate memoryMULLER GILLES·Filed 2012·Granted Mar 3, 2015·1 cites·18 claims
- 1044US6952820B1Data compaction method for an intermediate object code program executable in an onboard system provided with data processing resources and corresponding onboard system with multiple applicationsINRIA INST NAT DE LA RECH EN I·Filed 1999·Granted Oct 4, 2005·29 cites·11 claims
- 1141US2020117500A1Method for controlling a multi-core processor and associated computerTHALES SA·Filed 2017·Application pending·0 cites
- 1240US11521665B2Non-volatile memory having write detect circuitryNXP USA INC·Filed 2021·Granted Dec 6, 2022·0 cites·21 claims
- 1333US9536614B2Common source architecture for split gate memoryFREESCALE SEMICONDUCTOR INC·Filed 2015·Granted Jan 3, 2017·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Gilles J. Muller files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →