Inventor · disambiguated record
Vaughn J. Grossnickle
Also filed as: GROSSNICKLE VAUGHN · GROSSNICKLE VAUGHN J
17 granted patents·2 pending applications·118 citations·filing 2000–2023
92Inventor score
Top patents by PatentIndex Score
19 records- 0195US6433624B1Threshold voltage generation circuitINTEL CORP·Filed 2000·Granted Aug 13, 2002·70 cites·28 claims
- 0289US10790838B1Method and apparatus to perform dynamic frequency scaling while a phase-locked loop operates in a closed loopINTEL CORP·Filed 2019·Granted Sep 29, 2020·9 cites·20 claims
- 0386US11048284B2Self-referenced droop detector circuitryINTEL CORP·Filed 2019·Granted Jun 29, 2021·2 cites·20 claims
- 0483US10423182B2Self-referenced droop detector circuitryINTEL CORP·Filed 2017·Granted Sep 24, 2019·4 cites·18 claims
- 0580US8756451B2Frequency synthesis methods and systemsNEIDENGARD MARK L·Filed 2011·Granted Jun 17, 2014·7 cites·17 claims
- 0679US9450589B2Clock generation system with dynamic distribution bypass modeINTEL CORP·Filed 2013·Granted Sep 20, 2016·4 cites·22 claims
- 0778US7386749B2Controlling sequence of clock distribution to clock distribution domainsINTEL CORP·Filed 2005·Granted Jun 10, 2008·9 cites·36 claims
- 0866US9190991B2Apparatus, system, and method for re-synthesizing a clock signalNEIDENGARD MARK·Filed 2011·Granted Nov 17, 2015·3 cites·20 claims
- 0966US8878579B2System and method for scaling power of a phase-locked loop architectureKURD NASSER A·Filed 2011·Granted Nov 4, 2014·2 cites·22 claims
- 1061US11461504B2Apparatus for autonomous security and functional safety of clock and voltages including adjustment of a divider ratioINTEL CORP·Filed 2020·Granted Oct 4, 2022·0 cites·21 claims
- 1160US11211934B2Apparatus to improve lock time of a frequency locked loopINTEL CORP·Filed 2020·Granted Dec 28, 2021·0 cites·16 claims
- 1260US9876491B2Apparatus, system, and method for re-synthesizing a clock signalINTEL CORP·Filed 2015·Granted Jan 23, 2018·1 cites·20 claims
- 1355US10824764B2Apparatus for autonomous security and functional safety of clock and voltagesINTEL CORP·Filed 2018·Granted Nov 3, 2020·0 cites·20 claims
- 1454US9836078B2Clock generation system with dynamic distribution bypass modeINTEL CORP·Filed 2016·Granted Dec 5, 2017·0 cites·20 claims
- 1551US10790832B2Apparatus to improve lock time of a frequency locked loopINTEL CORP·Filed 2018·Granted Sep 29, 2020·0 cites·26 claims
- 1651US6346803B1Current referenceINTEL CORP·Filed 2000·Granted Feb 12, 2002·7 cites·25 claims
- 1751US2025211212A1Duty cycle regulatorINTEL CORP·Filed 2023·Application pending·0 cites
- 1847US10614774B2Device, method and system for on-chip generation of a reference clock signalINTEL CORP·Filed 2018·Granted Apr 7, 2020·0 cites·17 claims
- 1943US2025211238A1Die-to-die clock signalling including adaptive frequency delay-locked loopINTEL CORP·Filed 2023·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Vaughn J. Grossnickle files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →