Inventor · disambiguated record
Scott Siers
Also filed as: SIERS SCOTT · SIERS SCOTT E
14 granted patents·3 pending applications·85 citations·filing 1998–2022
90Inventor score
Top patents by PatentIndex Score
17 records- 0167US9490807B2Power reducing logic and non-destructive latch circuits and applicationsLAU HON SHING·Filed 2012·Granted Nov 8, 2016·2 cites·24 claims
- 0262US8028181B2Processor power consumption control and voltage drop via micro-architectural bandwidth throttlingINTEL CORP·Filed 2008·Granted Sep 27, 2011·2 cites·25 claims
- 0360US6175253B1Fast bi-directional tristateable line driverINTEL CORP·Filed 1998·Granted Jan 16, 2001·18 cites·39 claims
- 0457US12436467B2Simulating die rotation to minimize area overhead of reticle stitching for stacked diesINTEL CORP·Filed 2021·Granted Oct 7, 2025·0 cites·18 claims
- 0557US8305112B2Power reducing logic and non-destructive latch circuits and applicationsLAU HON SHING·Filed 2010·Granted Nov 6, 2012·1 cites·14 claims
- 0655US8356202B2System and method for reducing power consumption in a device using register filesINTEL CORP·Filed 2008·Granted Jan 15, 2013·1 cites·15 claims
- 0753US6035318ABooth multiplier for handling variable width operandsINTEL CORP·Filed 1998·Granted Mar 7, 2000·27 cites·19 claims
- 0853US2023387074A1Integrated circuit assemblies having interconnection bridges spanning reticle boundary / dicing streets of monolithic structures thereinINTEL CORP·Filed 2022·Application pending·0 cites
- 0952US7269711B2Methods and apparatus for address generation in processorsINTEL CORP·Filed 2003·Granted Sep 11, 2007·3 cites·41 claims
- 1050US6269386B13X adderINTEL CORP·Filed 1998·Granted Jul 31, 2001·28 cites·14 claims
- 1146US2022399277A1Selective routing through intra-connect bridge diesINTEL CORP·Filed 2021·Application pending·0 cites
- 1245US2012210105A1Processor power consumption control and voltage drop via micro-architectural bandwidth throttlingJAHAGIRDAR SANJEEV·Filed 2011·Application pending·0 cites
- 1340US8421502B2Power reducing logic and non-destructive latch circuits and applicationsLAU HON SHING·Filed 2005·Granted Apr 16, 2013·0 cites·18 claims
- 1439US8345491B2Memory cell writeINTEL CORP·Filed 2011·Granted Jan 1, 2013·0 cites·20 claims
- 1538US8050116B2Memory cell writeINTEL CORP·Filed 2009·Granted Nov 1, 2011·0 cites·20 claims
- 1634US6891400B2Dual rail time borrowing multiplexerINTEL CORP·Filed 2003·Granted May 10, 2005·2 cites·33 claims
- 1731US6784695B1Domino circuit topologyINTEL CORP·Filed 2003·Granted Aug 31, 2004·1 cites·24 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →