Inventor · disambiguated record
Irwin Rathbun
Also filed as: RATHBUN IRWIN · RATHBUN IRWIN D
4 granted patents·2 pending applications·21 citations·filing 2004–2008
69Inventor score
Top patents by PatentIndex Score
6 records- 0188US7402846B2Electrostatic discharge (ESD) protection structure and a circuit using the sameATMEL CORP·Filed 2005·Granted Jul 22, 2008·17 cites·9 claims
- 0269US7407851B2DMOS device with sealed channel processingMILLER GAYLE W·Filed 2006·Granted Aug 5, 2008·4 cites·30 claims
- 0352US2006124747A1Protective envelope for a chip cardRATHBUN IRWIN D·Filed 2004·Application pending·0 cites
- 0452US2008290426A1Dmos device with sealed channel processingATMEL CORP·Filed 2008·Application pending·0 cites
- 0550US7848070B2Electrostatic discharge (ESD) protection structure and a circuit using the sameATMEL CORP·Filed 2008·Granted Dec 7, 2010·0 cites·20 claims
- 0638US7642181B2LOCOS self-aligned twin well with a co-planar silicon surfaceATMEL CORP·Filed 2006·Granted Jan 5, 2010·0 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Irwin Rathbun files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →