Inventor · disambiguated record
Kenneth D. Shoemaker
Also filed as: SHOEMAKER KENNETH · SHOEMAKER KENNETH D
31 granted patents·4 pending applications·724 citations·filing 1988–2024
97Inventor score
Top patents by PatentIndex Score
35 records- 0195US5617554APhysical address size selection and page size selection in an address translatorINTEL CORP·Filed 1994·Granted Apr 1, 1997·198 cites·28 claims
- 0289US6898694B2High instruction fetch bandwidth in multithread processor using temporary instruction cache to deliver portion of cache line in subsequent clock cycleINTEL CORP·Filed 2001·Granted May 24, 2005·59 cites·9 claims
- 0388US9627357B2Stacked memory allowing variance in device interconnectsSHOEMAKER KENNETH·Filed 2011·Granted Apr 18, 2017·11 cites·12 claims
- 0488US9396787B2Memory operations using system thermal sensor dataSHOEMAKER KENNETH·Filed 2011·Granted Jul 19, 2016·13 cites·28 claims
- 0586US2024379625A1Stacked memory with interface providing offset interconnectsTAHOE RES LTD·Filed 2024·Application pending·0 cites
- 0682US9490003B2Induced thermal gradientsSHOEMAKER KENNETH D·Filed 2011·Granted Nov 8, 2016·6 cites·15 claims
- 0782US6088793AMethod and apparatus for branch execution on a multiple-instruction-set-architecture microprocessorINTEL CORP·Filed 1996·Granted Jul 11, 2000·115 cites·22 claims
- 0881US9916876B2Ultra low power architecture to support always on path to memoryINTEL CORP·Filed 2014·Granted Mar 13, 2018·6 cites·22 claims
- 0975US5450605ABoundary markers for indicating the boundary of a variable length instruction to facilitate parallel processing of sequential instructionsINTEL CORP·Filed 1993·Granted Sep 12, 1995·60 cites·5 claims
- 1074US9658678B2Induced thermal gradientsSHOEMAKER KENNETH D·Filed 2011·Granted May 23, 2017·3 cites·6 claims
- 1171US5802605APhysical address size selection and page size selection in an address translatorINTEL CORP·Filed 1996·Granted Sep 1, 1998·52 cites·18 claims
- 1268US9104540B2Dynamic memory performance throttlingTORONYI BRIAN·Filed 2011·Granted Aug 11, 2015·5 cites·23 claims
- 1364US9384351B2Method and apparatus for implementing a secure boot using multiple firmware sourcesMEJIA IVAN HERRERA·Filed 2013·Granted Jul 5, 2016·2 cites·20 claims
- 1464US8971087B2Stacked memory with interface providing offset interconnectsVOGT PETE·Filed 2011·Granted Mar 3, 2015·1 cites·21 claims
- 1563US12046577B2Stacked memory with interface providing offset interconnectsTAHOE RES LTD·Filed 2019·Granted Jul 23, 2024·0 cites·20 claims
- 1663US7877619B2Power mode control method and circuitryRACHAKONDA RAMANA·Filed 2007·Granted Jan 25, 2011·3 cites·20 claims
- 1760US10514305B2Induced thermal gradientsINTEL CORP·Filed 2017·Granted Dec 24, 2019·0 cites·23 claims
- 1860US5586276AEnd bit markers for indicating the end of a variable length instruction to facilitate parallel processing of sequential instructionsINTEL CORP·Filed 1994·Granted Dec 17, 1996·29 cites·20 claims
- 1960US5475824AMicroprocessor with apparatus for parallel execution of instructionsINTEL CORP·Filed 1995·Granted Dec 12, 1995·41 cites·14 claims
- 2060US5179679AApparatus and method for permitting reading of data from an external memory when data is stored in a write buffer in the event of a cache read missSHOEMAKER KENNETH D·Filed 1991·Granted Jan 12, 1993·36 cites·11 claims
- 2159US9768148B2Stacked memory with interface providing offset interconnectsINTEL CORP·Filed 2014·Granted Sep 19, 2017·0 cites·24 claims
- 2259US6082421AFinger jointerWESTERN PNEUMATICS INC·Filed 1998·Granted Jul 4, 2000·24 cites·17 claims
- 2357US2018122779A1STACKED MEMORY WITH INTERFACE PROVIDING OFFSET Interconnect SINTEL CORP·Filed 2017·Application pending·0 cites
- 2456US5073969AMicroprocessor bus interface unit which changes scheduled data transfer indications upon sensing change in enable signals before receiving ready signalINTEL CORP·Filed 1988·Granted Dec 17, 1991·23 cites·3 claims
- 2555US11437693B2Mmwave waveguides featuring power-over-waveguide technology for automotive applicationsINTEL CORP·Filed 2017·Granted Sep 6, 2022·0 cites·35 claims
- 2654US9798369B2Indicating critical battery status in mobile devicesINTEL CORP·Filed 2016·Granted Oct 24, 2017·0 cites·20 claims
- 2752US11909841B2System, apparatus and method for adaptive peer-to-peer communication with edge platformINTEL CORP·Filed 2020·Granted Feb 20, 2024·0 cites·18 claims
- 2852US9335808B2Indicating critical battery status in mobile devicesINTEL CORP·Filed 2013·Granted May 10, 2016·0 cites·11 claims
- 2947US7685451B2Method and apparatus to limit current-change induced voltage changes in a microcircuitINTEL CORP·Filed 2002·Granted Mar 23, 2010·1 cites·37 claims
- 3046US2016055901A1Induced thermal gradientsINTEL CORP·Filed 2015·Application pending·0 cites
- 3144US5978900ARenaming numeric and segment registers using common general register poolINTEL CORP·Filed 1996·Granted Nov 2, 1999·18 cites·15 claims
- 3242US6055652AMultiple segment register use with different operand sizeINTEL CORP·Filed 1999·Granted Apr 25, 2000·11 cites·18 claims
- 3341US11594801B2Mmwave dielectric waveguide interconnect topology for automotive applicationsINTEL CORP·Filed 2017·Granted Feb 28, 2023·0 cites·20 claims
- 3438US2002087833A1Method and apparatus for distributed processor dispersal logicFiled 2000·Application pending·0 cites
- 3536US6049897AMultiple segment register use with different operand sizeINTEL CORP·Filed 1997·Granted Apr 11, 2000·7 cites·7 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →