Inventor · disambiguated record
Renaud Ayrignac
Also filed as: AYRIGNAC RENAUD
8 granted patents·43 citations·filing 2000–2020
82Inventor score
Top patents by PatentIndex Score
8 records- 0195US10885966B1Method and circuit for protecting a DRAM memory device from the row hammer effectUPMEM·Filed 2020·Granted Jan 5, 2021·21 cites·28 claims
- 0291US11361811B2Method and circuit for protecting a DRAM memory device from the row hammer effectUPMEM·Filed 2020·Granted Jun 14, 2022·4 cites·31 claims
- 0376US7971040B2Method and device for saving and restoring a set of registers of a microprocessor in an interruptible mannerST MICROELECTRONICS SA·Filed 2006·Granted Jun 28, 2011·9 cites·31 claims
- 0461US7685470B2Method and device for debugging a program executed by a multitask processorST MICROELECTRONICS SA·Filed 2006·Granted Mar 23, 2010·2 cites·28 claims
- 0553US6625767B1Method and device for collecting output logic values from a logic unit in an electronic circuitST MICROELECTRONICS SA·Filed 2000·Granted Sep 23, 2003·7 cites·43 claims
- 0642US7689864B2Processor comprising an integrated debugging interface controlled by the processing unit of the processorST MICROELECTRONICS SA·Filed 2007·Granted Mar 30, 2010·0 cites·17 claims
- 0741US10175989B2VLIW type instruction packet structure and processor suitable for processing such an instruction packetKALRAY·Filed 2015·Granted Jan 8, 2019·0 cites·15 claims
- 0832US6681360B1Fault detection method for electronic circuitST MICROELECTRONICS SA·Filed 2000·Granted Jan 20, 2004·0 cites·29 claims
Join the waitlist — get patent alerts
Get an alert when Renaud Ayrignac files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →