Inventor · disambiguated record
Balatripura S. Chavali
Also filed as: CHAVALI BALATRIPURA · CHAVALI BALATRIPURA S · CHAVALI BALATRIPURA SODEMMA
7 granted patents·7 pending applications·2 citations·filing 2008–2024
72Inventor score
Files withADVANCED MICRO DEVICES INC6TEXAS INSTRUMENTS INC4ATI TECHNOLOGIES ULC1GREB KARL F1INTEL IP CORP1
Top patents by PatentIndex Score
14 records- 0176US9489332B2System and method for virtual hardware memory protectionTEXAS INSTRUMENTS INC·Filed 2015·Granted Nov 8, 2016·2 cites·17 claims
- 0265US12367095B1Devices, systems, and methods for out-of-band delivery of error reportsADVANCED MICRO DEVICES INC·Filed 2022·Granted Jul 22, 2025·0 cites·20 claims
- 0359US10747928B2Diagnostic testing of FPGAs for safety critical systemsINTEL IP CORP·Filed 2018·Granted Aug 18, 2020·0 cites·20 claims
- 0454US12499959B2Testing parity and ECC logic using MBISTADVANCED MICRO DEVICES INC·Filed 2022·Granted Dec 16, 2025·0 cites·19 claims
- 0554US2025307052A1Shared memory freedom from interference systemADVANCED MICRO DEVICES INC·Filed 2024·Application pending·0 cites
- 0653US10489332B2System and method for per-task memory protection for a non-programmable bus masterTEXAS INSTRUMENTS INC·Filed 2013·Granted Nov 26, 2019·0 cites·4 claims
- 0753US9170956B2System and method for virtual hardware memory protectionTEXAS INSTRUMENTS INC·Filed 2013·Granted Oct 27, 2015·0 cites·16 claims
- 0853US2025199860A1Flexible allocation of processors for safety-critical and non-critical applicationsADVANCED MICRO DEVICES INC·Filed 2023·Application pending·0 cites
- 0953US2025217219A1Transactional timeouts for managing critical domainsADVANCED MICRO DEVICES INC·Filed 2023·Application pending·0 cites
- 1051US2025110750A1Boot ram for safety critical domainATI TECHNOLOGIES ULC·Filed 2023·Application pending·0 cites
- 1147US2025157561A1Error detection for sram used in a safety-critical domainADVANCED MICRO DEVICES INC·Filed 2023·Application pending·0 cites
- 1240US8395409B2Testing for multiplexer logic associated with a multiplexed input/output pinGREB KARL F·Filed 2011·Granted Mar 12, 2013·0 cites·12 claims
- 1338US2010088760A1Debug security logicTEXAS INSTRUMENTS INC·Filed 2008·Application pending·0 cites
- 1435US2012066551A1Run-time Verification of CPU OperationPALUS ALEXANDRE·Filed 2010·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Balatripura S. Chavali files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →