Inventor · disambiguated record
Srinivas V. N. Polisetty
Also filed as: POLISETTY SRINIVAS V N · POLISETTY SRINIVAS VENKATA NAGA
5 granted patents·2 citations·filing 2008–2017
65Inventor score
Top patents by PatentIndex Score
5 records- 0157US9268892B1Identification of unknown sources for logic built-in self test in verificationIBM·Filed 2014·Granted Feb 23, 2016·0 cites·20 claims
- 0256US10598727B2Identification of unknown sources for logic built-in self test in verificationIBM·Filed 2017·Granted Mar 24, 2020·0 cites·18 claims
- 0356US8024168B2Detecting X state transitions and storing compressed debug informationIBM·Filed 2008·Granted Sep 20, 2011·2 cites·17 claims
- 0453US9689920B2Identification of unknown sources for logic built-in self test in verificationIBM·Filed 2015·Granted Jun 27, 2017·0 cites·18 claims
- 0523US8527826B2Logic corruption verificationKUMAR NUTAN J P·Filed 2011·Granted Sep 3, 2013·0 cites·12 claims
Join the waitlist — get patent alerts
Get an alert when Srinivas V. N. Polisetty files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →