Inventor · disambiguated record
Atsushi Yasunaka
Also filed as: YASUNAKA ATSUSHI
3 granted patents·7 citations·filing 2013–2018
58Inventor score
Technology areasG06F
Top patents by PatentIndex Score
3 records- 0170US8601413B2High-level synthesis device, high-level synthesis method, high-level synthesis program, and integrated circuit design methodFUJITSU SEMICONDUCTOR LTD·Filed 2013·Granted Dec 3, 2013·5 cites·12 claims
- 0264US9235672B2High-level synthesis data generation apparatus, high-level synthesis apparatus, and high-level synthesis data generation methodSOCIONEXT INC·Filed 2014·Granted Jan 12, 2016·2 cites·7 claims
- 0341US10606972B2Method, design program, and design apparatus of a high level synthesis process of a circuitSOCIONEXT INC·Filed 2018·Granted Mar 31, 2020·0 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Atsushi Yasunaka files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →