Inventor · disambiguated record
Shivraj G. Dharne
Also filed as: DHARNE SHIVRAJ · DHARNE SHIVRAJ G · DHARNE SHIVRAJ GURPADAPPA
16 granted patents·62 citations·filing 2003–2023
88Inventor score
Top patents by PatentIndex Score
16 records- 0193US11322200B1Single-rail memory circuit with row-specific voltage supply lines and boost circuitsGLOBALFOUNDRIES US INC·Filed 2020·Granted May 3, 2022·4 cites·20 claims
- 0289US6954100B2Level shifterFREESCALE SEMICONDUCTOR INC·Filed 2003·Granted Oct 11, 2005·40 cites·21 claims
- 0375US6894540B1Glitch removal circuitFREESCALE SEMICONDUCTOR INC·Filed 2003·Granted May 17, 2005·18 cites·19 claims
- 0472US12183394B2Circuit structure and related method for radiation resistant memory cellGLOBALFOUNDRIES US INC·Filed 2023·Granted Dec 31, 2024·0 cites·20 claims
- 0566US11862240B2Circuit structure and related method for radiation resistant memory cellGLOBALFOUNDRIES US INC·Filed 2022·Granted Jan 2, 2024·0 cites·20 claims
- 0664US12339686B2Circuit and method for start-up of reference circuits in devices with a plurality of supply voltagesGLOBALFOUNDRIES US INC·Filed 2023·Granted Jun 24, 2025·0 cites·20 claims
- 0759US11635958B1Multi-port register file for partial-sum accumulationGLOBALFOUNDRIES US INC·Filed 2022·Granted Apr 25, 2023·0 cites·18 claims
- 0857US12050485B2Post-manufacture latch timing control blocks in pipelined processorsGLOBALFOUNDRIES US INC·Filed 2022·Granted Jul 30, 2024·0 cites·20 claims
- 0953US9652418B2High throughput register file memory with pipeline of combinational logicINTEL CORP·Filed 2014·Granted May 16, 2017·0 cites·20 claims
- 1051US11495288B2Low-leakage sense circuit, memory circuit incorporating the low-leakage sense circuit, and methodGLOBALFOUNDRIES US INC·Filed 2021·Granted Nov 8, 2022·0 cites·15 claims
- 1150US12047068B2Output buffer circuitGLOBALFOUNDRIES US INC·Filed 2022·Granted Jul 23, 2024·0 cites·14 claims
- 1249US11900996B2Memory structure with self-adjusting capacitive coupling-based read and write assistGLOBALFOUNDRIES US INC·Filed 2021·Granted Feb 13, 2024·0 cites·20 claims
- 1348US11621035B1Memory circuit structure with supply voltage transmitted via word lineGLOBALFOUNDRIES US INC·Filed 2021·Granted Apr 4, 2023·0 cites·18 claims
- 1443US8421544B2Chaotic wide band frequency modulator for noise reductionSARASWAT RUCHIR·Filed 2009·Granted Apr 16, 2013·0 cites·28 claims
- 1540US11769545B2Low-leakage row decoder and memory structure incorporating the low-leakage row decoderGLOBALFOUNDRIES US INC·Filed 2021·Granted Sep 26, 2023·0 cites·20 claims
- 1632US7710163B2Compensating a push-pull transmit driverINTEL CORP·Filed 2008·Granted May 4, 2010·0 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Shivraj G. Dharne files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →