Inventor · disambiguated record
Travis R. Hebig
Also filed as: HEBIG TRAVIS · HEBIG TRAVIS R · HEBIG TRAVIS REYNOLD
62 granted patents·11 pending applications·249 citations·filing 2006–2017
98Inventor score
Top patents by PatentIndex Score
73 records- 0192US8520429B2Data dependent SRAM write assistBEHRENDS DERICK G·Filed 2011·Granted Aug 27, 2013·18 cites·2 claims
- 0290US9058861B2Power management SRAM write bit line drive circuitIBM·Filed 2012·Granted Jun 16, 2015·13 cites·20 claims
- 0390US8578304B1Implementing mulitple mask lithography timing variation mitigationBEHRENDS DERICK G·Filed 2012·Granted Nov 5, 2013·7 cites·17 claims
- 0489US8159260B1Delay chain burn-in for increased repeatability of physically unclonable functionsBEHRENDS DERICK GARDNER·Filed 2010·Granted Apr 17, 2012·15 cites·13 claims
- 0588US8842487B2Power management domino SRAM bit line discharge circuitIBM·Filed 2013·Granted Sep 23, 2014·9 cites·1 claims
- 0684US7535776B1Circuit for improved SRAM write around with reduced read access penaltyIBM·Filed 2008·Granted May 19, 2009·16 cites·1 claims
- 0784US7502276B1Method and apparatus for multi-word write in domino read SRAMsIBM·Filed 2008·Granted Mar 10, 2009·15 cites·1 claims
- 0883US7525367B2Method for implementing level shifter circuits for integrated circuitsIBM·Filed 2006·Granted Apr 28, 2009·12 cites·3 claims
- 0982US9281023B2Single ended sensing circuits for signal linesIBM·Filed 2014·Granted Mar 8, 2016·7 cites·20 claims
- 1082US7924633B2Implementing boosted wordline voltage in memoriesIBM·Filed 2009·Granted Apr 12, 2011·13 cites·17 claims
- 1182US7505340B1Method for implementing SRAM cell write performance evaluationIBM·Filed 2007·Granted Mar 17, 2009·10 cites·6 claims
- 1279US7737757B2Low power level shifting latch circuits with gated feedback for high speed integrated circuitsIBM·Filed 2008·Granted Jun 15, 2010·9 cites·15 claims
- 1378US7609542B2Implementing enhanced SRAM read performance sort ring oscillator (PSRO)IBM·Filed 2007·Granted Oct 27, 2009·10 cites·19 claims
- 1476US8669800B2Implementing power saving self powering down latch structureBEHRENDS DERICK G·Filed 2012·Granted Mar 11, 2014·4 cites·20 claims
- 1575US7480170B1Method and apparatus for implementing enhanced SRAM read performance sort ring oscillator (PSRO)IBM·Filed 2007·Granted Jan 20, 2009·9 cites·20 claims
- 1674US9959926B2Method and apparatus for selective write assist using shared boost capacitorAVAGO TECHNOLOGIES GENERAL IP·Filed 2015·Granted May 1, 2018·4 cites·20 claims
- 1774US9753667B2High bandwidth memory and glitch-less differential XORBROADCOM CORP·Filed 2015·Granted Sep 5, 2017·2 cites·16 claims
- 1873US7684263B2Method and circuit for implementing enhanced SRAM write and read performance ring oscillatorIBM·Filed 2008·Granted Mar 23, 2010·8 cites·16 claims
- 1972US9778244B2Recyclate verificationIBM·Filed 2017·Granted Oct 3, 2017·0 cites·10 claims
- 2072US9335367B2Implementing low temperature wafer testIBM·Filed 2013·Granted May 10, 2016·2 cites·20 claims
- 2172US9082484B1Partial update in a ternary content addressable memoryIBM·Filed 2013·Granted Jul 14, 2015·2 cites·12 claims
- 2272US9058866B2SRAM local evaluation logic for column selectionFREIBURGER PETER T·Filed 2012·Granted Jun 16, 2015·5 cites·4 claims
- 2371US9088277B2Leakage reduction in output driver circuitsIBM·Filed 2013·Granted Jul 21, 2015·3 cites·15 claims
- 2471US8848414B2Memory system incorporating a circuit to generate a delay signal and an associated method of operating a memory systemIBM·Filed 2012·Granted Sep 30, 2014·4 cites·25 claims
- 2571US8711606B2Data security for dynamic random access memory using body bias to clear data at power-upIBM·Filed 2013·Granted Apr 29, 2014·3 cites·9 claims
- 2669US9714177B2Removal of HAB-produced toxins from bodies of waterIBM·Filed 2014·Granted Jul 25, 2017·1 cites·7 claims
- 2767US9908989B2Recyclate verificationIBM·Filed 2015·Granted Mar 6, 2018·0 cites·4 claims
- 2867US9384835B2Content addressable memory early-predict late-correct single ended sensingARSOVSKI IGOR·Filed 2012·Granted Jul 5, 2016·3 cites·24 claims
- 2966US9783645B2Recyclate verificationIBM·Filed 2017·Granted Oct 10, 2017·0 cites·13 claims
- 3066US9708463B2Recyclate verificationIBM·Filed 2015·Granted Jul 18, 2017·0 cites·10 claims
- 3166US9287873B2Level shifter for a time-varying inputIBM·Filed 2014·Granted Mar 15, 2016·1 cites·6 claims
- 3266US8929116B2Two phase search content addressable memory with power-gated main-searchIBM·Filed 2013·Granted Jan 6, 2015·3 cites·21 claims
- 3365US9299451B2Tamper resistant electronic system utilizing acceptable tamper threshold countHEBIG TRAVIS R·Filed 2012·Granted Mar 29, 2016·4 cites·20 claims
- 3465US8344782B2Method and apparatus to limit circuit delay dependence on voltage for single phase transitionIBM·Filed 2009·Granted Jan 1, 2013·4 cites·17 claims
- 3563US9317802B2Detecting water intrusion in electronic devicesGLOBALFOUNDRIES INC·Filed 2013·Granted Apr 19, 2016·0 cites·20 claims
- 3663US9153638B2Integrated decoupling capacitor utilizing through-silicon viaIBM·Filed 2013·Granted Oct 6, 2015·1 cites·8 claims
- 3762US8427894B2Implementing single bit redundancy for dynamic SRAM circuit with any bit decodeBEHRENDS DERICK G·Filed 2010·Granted Apr 23, 2013·3 cites·20 claims
- 3861US9902625B2Removal of HAB-produced toxins from bodies of waterIBM·Filed 2014·Granted Feb 27, 2018·0 cites·15 claims
- 3961US8467230B2Data security for dynamic random access memory using body bias to clear data at power-upBEHRENDS DERICK GARDNER·Filed 2010·Granted Jun 18, 2013·2 cites·6 claims
- 4061US7788554B2Design structure embodied in a machine readable medium for implementing SRAM cell write performance evaluationIBM·Filed 2007·Granted Aug 31, 2010·3 cites·16 claims
- 4160US8675427B2Implementing RC and coupling delay correction for SRAMBEHRENDS DERICK G·Filed 2012·Granted Mar 18, 2014·2 cites·20 claims
- 4260US7835176B2Implementing enhanced dual mode SRAM performance screen ring oscillatorIBM·Filed 2009·Granted Nov 16, 2010·4 cites·20 claims
- 4360US7724585B2Implementing local evaluation of domino read SRAM with enhanced SRAM cell stabilityIBM·Filed 2008·Granted May 25, 2010·4 cites·18 claims
- 4459US8395963B2Data security for dynamic random access memory at power-upBEHRENDS DERICK G·Filed 2010·Granted Mar 12, 2013·2 cites·11 claims
- 4558US9087563B2SRAM local evaluation and write logic for column selectionFREIBURGER PETER T·Filed 2012·Granted Jul 21, 2015·2 cites·4 claims
- 4657US9218880B2Partial update in a ternary content addressable memoryIBM·Filed 2014·Granted Dec 22, 2015·0 cites·5 claims
- 4757US7911827B2Implementing enhanced SRAM stability and enhanced chip yield with configurable wordline voltage levelsIBM·Filed 2009·Granted Mar 22, 2011·3 cites·18 claims
- 4856US9542981B2Self-timed, single-ended sense amplifierIBM·Filed 2013·Granted Jan 10, 2017·1 cites·20 claims
- 4955US9142560B2Layout to minimize FET variation in small dimension photolithographyIBM·Filed 2014·Granted Sep 22, 2015·0 cites·3 claims
- 5055US7714630B2Method and apparatus to limit circuit delay dependence on voltageIBM·Filed 2008·Granted May 11, 2010·2 cites·1 claims
Showing the top 50 of 73 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Travis R. Hebig files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →