Inventor · disambiguated record
Mike Liang
Also filed as: LIANG MIKE · LIANG MIKE T · LIANG MIKE TEH-AN
14 granted patents·931 citations·filing 1996–2016
95Inventor score
Top patents by PatentIndex Score
14 records- 0195US5952726AFlip chip bump distribution on dieLSI LOGIC CORP·Filed 1996·Granted Sep 14, 1999·197 cites·41 claims
- 0294US6480989B2Integrated circuit design incorporating a power meshLSI LOGIC CORP·Filed 1998·Granted Nov 12, 2002·269 cites·18 claims
- 0389US6457157B1I/O device layout during integrated circuit designLSI LOGIC CORP·Filed 2000·Granted Sep 24, 2002·65 cites·12 claims
- 0489US6118180ASemiconductor die metal layout for flip chip packagingLSI LOGIC CORP·Filed 1997·Granted Sep 12, 2000·121 cites·21 claims
- 0582US6225143B1Flip-chip integrated circuit routing to I/O devicesLSI LOGIC CORP·Filed 1998·Granted May 1, 2001·67 cites·14 claims
- 0674US6057169AMethod for I/O device layout during integrated circuit designLSI LOGIC CORP·Filed 1998·Granted May 2, 2000·43 cites·15 claims
- 0772US6323559B1Hexagonal arrangements of bump pads in flip-chip integrated circuitsLSI LOGIC CORP·Filed 1998·Granted Nov 27, 2001·45 cites·16 claims
- 0872US5885855AMethod for distributing connection pads on a semiconductor dieLSI LOGIC CORP·Filed 1997·Granted Mar 23, 1999·38 cites·19 claims
- 0970US6674166B2Flip-chip integrated circuit routing to I/O devicesLSI LOGIC CORP·Filed 2001·Granted Jan 6, 2004·17 cites·14 claims
- 1070US6591410B1Six-to-one signal/power ratio bump and trace pattern for flip chip designLSI LOGIC CORP·Filed 2000·Granted Jul 8, 2003·21 cites·15 claims
- 1164US5808900AMemory having direct strap connection to power supplyLSI LOGIC CORP·Filed 1996·Granted Sep 15, 1998·25 cites·27 claims
- 1259US10128176B2Semiconductor device and manufacturing method thereofAMKOR TECHNOLOGY INC·Filed 2016·Granted Nov 13, 2018·1 cites·20 claims
- 1345US6526540B1Flip chip trace library generatorLSI LOGIC CORP·Filed 2001·Granted Feb 25, 2003·4 cites·3 claims
- 1443US6243849B1Method and apparatus for netlist filtering and cell placementLSI LOGIC CORP·Filed 1998·Granted Jun 5, 2001·18 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Mike Liang files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →