Inventor · disambiguated record
Hiroo Nishikawa
Also filed as: NISHIKAWA HIROO
3 granted patents·1 pending application·8 citations·filing 2003–2008
59Inventor score
Technology areasG06F
Top patents by PatentIndex Score
4 records- 0160US7392270B2Apparatus and method for reducing the latency of sum-addressed shiftersIBM·Filed 2004·Granted Jun 24, 2008·7 cites·10 claims
- 0257US8166085B2Reducing the latency of sum-addressed shiftersDHONG SANG HOO·Filed 2008·Granted Apr 24, 2012·1 cites·16 claims
- 0343US7469265B2Methods and apparatus for performing multi-value range checksIBM·Filed 2003·Granted Dec 23, 2008·0 cites·24 claims
- 0443US2005228844A1Fast operand formatting for a high performance multiply-add floating point-unitIBM·Filed 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Hiroo Nishikawa files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →