Inventor · disambiguated record
Lukas P. P. P. Van Ginneken
Also filed as: VAN GINNEKEN LUKAS · VAN GINNEKEN LUKAS P · VAN GINNEKEN LUKAS P P P
11 granted patents·2 pending applications·1,156 citations·filing 1997–2013
94Inventor score
Technology areasG06F
Top patents by PatentIndex Score
13 records- 0194US6505328B1Method for storing multiple levels of design data in a common databaseMAGMA DESIGN AUTOMATION INC·Filed 1999·Granted Jan 7, 2003·353 cites·17 claims
- 0293US6496965B1Automated design of parallel drive standard cellsMAGMA DESIGN AUTOMATION INC·Filed 1999·Granted Dec 17, 2002·233 cites·17 claims
- 0392US6725438B2Timing closure methodologyMAGMA DESIGN AUTOMATION INC·Filed 2002·Granted Apr 20, 2004·69 cites·19 claims
- 0491US7103863B2Representing the design of a sub-module in a hierarchical integrated circuit design and analysis systemMAGMA DESIGN AUTOMATION INC·Filed 2002·Granted Sep 5, 2006·106 cites·68 claims
- 0588US6845494B2Method for generating design constraints for modules in a hierarchical integrated circuit design systemMAGMA DESIGN AUTOMATION INC·Filed 2002·Granted Jan 18, 2005·77 cites·50 claims
- 0688US6230304B1Method of designing a constraint-driven integrated circuit layoutMAGMA DESIGN AUTOMATION INC·Filed 1998·Granted May 8, 2001·171 cites·86 claims
- 0774US6553338B1Timing optimization in presence of interconnect delaysMAGMA DESIGN AUTOMATION INC·Filed 1999·Granted Apr 22, 2003·74 cites·7 claims
- 0873US9811624B2Timing closure methodology including placement with initial delay valuesSYNOPSYS INC·Filed 2013·Granted Nov 7, 2017·2 cites·9 claims
- 0968US6453446B1Timing closure methodologyMAGMA DESIGN AUTOMATION INC·Filed 1998·Granted Sep 17, 2002·41 cites·54 claims
- 1053US6378114B1Method for the physical placement of an integrated circuit adaptive to netlist changesSYNOPSYS INC·Filed 1997·Granted Apr 23, 2002·28 cites·15 claims
- 1148US8621403B2Timing closure methodology including placement with initial delay valuesVAN GINNEKEN LUKAS P P P·Filed 2004·Granted Dec 31, 2013·2 cites·5 claims
- 1245US2006117279A1Method for storing multiple levels of design data in a common databaseVAN GINNEKEN LUKAS P·Filed 2006·Application pending·0 cites
- 1345US2008209364A1Method for storing multiple levels of design data in a common databaseVAN GINNEKEN LUKAS P P P·Filed 2008·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →