Inventor · disambiguated record
Abhishek Kanungo
Also filed as: KANUNGO ABHISHEK
4 granted patents·8 citations·filing 2007–2019
63Inventor score
Technology areasG06F
Top patents by PatentIndex Score
4 records- 0168US7890902B1Methods and apparatus for merging coverage for multiple verification and design scenariosCADENCE DESIGN SYSTEMS INC·Filed 2007·Granted Feb 15, 2011·7 cites·24 claims
- 0257US8997068B1Method and system for providing an implicit unknown value to user ENUM data constructs in an HDL system to model power shutoff in simulationCADENCE DESIGN SYSTEMS INC·Filed 2013·Granted Mar 31, 2015·1 cites·6 claims
- 0342US8775150B1Method and system for providing an implicit unknown value to user enum data constructs in an HDL system to model power shutoff in simulationKANUNGO ABHISHEK·Filed 2009·Granted Jul 8, 2014·0 cites·15 claims
- 0440US11023637B1Hybrid deferred assertion for circuit designCADENCE DESIGN SYSTEMS INC·Filed 2019·Granted Jun 1, 2021·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Abhishek Kanungo files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →