Inventor · disambiguated record
Phillip Czeslaw Jozwiak
Also filed as: JOZWIAK PHILLIP C · JOZWIAK PHILLIP CZESLAW
12 granted patents·2 pending applications·563 citations·filing 1983–2005
94Inventor score
Top patents by PatentIndex Score
14 records- 0194US6909149B2Low voltage silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection of silicon-on-insulator technologiesSARNOFF EUROP BVBA·Filed 2004·Granted Jun 21, 2005·115 cites·31 claims
- 0294US6803633B2Electrostatic discharge protection structures having high holding current for latch-up immunitySARNOFF CORP·Filed 2002·Granted Oct 12, 2004·84 cites·16 claims
- 0393US6583972B2Multi-finger current ballasting ESD protection circuit and interleaved ballasting for ESD-sensitive circuitsSARNOFF CORP·Filed 2001·Granted Jun 24, 2003·79 cites·43 claims
- 0492US6898062B2Electrostatic discharge (ESD) protection device with simultaneous and distributed self-biasing for multi-finger turn-onSARNOFF CORP·Filed 2004·Granted May 24, 2005·63 cites·35 claims
- 0591US7064393B2Electrostatic discharge protection structures having high holding current for latch-up immunitySARNOFF EUROP·Filed 2004·Granted Jun 20, 2006·64 cites·48 claims
- 0691US6770918B2Electrostatic discharge protection silicon controlled rectifier (ESD-SCR) for silicon germanium technologiesSARNOFF CORP·Filed 2002·Granted Aug 3, 2004·62 cites·36 claims
- 0788US7233467B2Method and apparatus for protecting a gate oxide using source/bulk pumpingSARNOFF EUROP BVBA·Filed 2005·Granted Jun 19, 2007·27 cites·24 claims
- 0882US7005708B2Minimum-dimension, fully-silicided MOS driver and ESD protection design for optimized inter-finger couplingSARNOFF EUROP·Filed 2003·Granted Feb 28, 2006·38 cites·29 claims
- 0980US7414273B2Two-dimensional silicon controlled rectifierSARNOFF CORP·Filed 2005·Granted Aug 19, 2008·9 cites·8 claims
- 1075US7372681B2Electrostatic discharge (ESD) protection device with simultaneous and distributed self-biasing for multi-finger turn-onSARNOFF CORP·Filed 2005·Granted May 13, 2008·5 cites·25 claims
- 1157US4731695ACapacitor and method for making same with high yieldGEN ELECTRIC·Filed 1987·Granted Mar 15, 1988·11 cites·18 claims
- 1237US2005212051A1Low voltage silicon controlled rectifier (SCR) for electrostatic discharge (ESD) protection of silicon-on-insulator technologiesSARNOFF EUROP BVBA·Filed 2005·Application pending·0 cites
- 1336US2004190209A1Apparatus for providing ESD protection for MOS input devices having ultra-thin gate oxidesSARNOFF CORP·Filed 2004·Application pending·0 cites
- 1435US4426249AComposition and thickness variation in dielectric layersRCA CORP·Filed 1983·Granted Jan 17, 1984·6 cites·10 claims
Join the waitlist — get patent alerts
Get an alert when Phillip Czeslaw Jozwiak files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →