Inventor · disambiguated record
Juergen Pianka
Also filed as: PIANKA JUERGEN
7 granted patents·143 citations·filing 1992–2014
85Inventor score
Top patents by PatentIndex Score
7 records- 0184US6737995B2Clock and data recovery with a feedback loop to adjust the slice level of an input sampling circuitFiled 2002·Granted May 18, 2004·21 cites·47 claims
- 0283US5345357AESD protection of output buffersAT & T BELL LAB·Filed 1992·Granted Sep 6, 1994·65 cites·17 claims
- 0377US9745947B2Ignition control circuit with short circuit protectionFAIRCHILD SEMICONDUCTOR·Filed 2014·Granted Aug 29, 2017·3 cites·22 claims
- 0476US6259295B1Variable phase shifting clock generatorAGERE SYST GUARDIAN CORP·Filed 1999·Granted Jul 10, 2001·33 cites·9 claims
- 0559US9337728B2Power supply protection systemFAIRCHILD SEMICONDUCTOR·Filed 2014·Granted May 10, 2016·1 cites·20 claims
- 0656US5345356AESD protection of output buffersAT & T BELL LAB·Filed 1992·Granted Sep 6, 1994·18 cites·10 claims
- 0730US5818262AHigh speed CMOS output buffer using 3 volt or lower supply voltage supplied on a plurality of bond padsLUCENT TECHNOLOGIES INC·Filed 1996·Granted Oct 6, 1998·2 cites·8 claims
Join the waitlist — get patent alerts
Get an alert when Juergen Pianka files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →