Inventor · disambiguated record
J. Thomas Pawlowski
Also filed as: PAWLOWSKI J T · PAWLOWSKI J THOMAS
99 granted patents·4 pending applications·1,217 citations·filing 1995–2025
99Inventor score
Files withMICRON TECHNOLOGY INC85PAWLOWSKI J THOMAS7LODESTAR LICENSING GROUP LLC3ROUND ROCK RES LLC2WALKER ROBERT M2
Top patents by PatentIndex Score
103 records- 0197US8281395B2Pattern-recognition processor with matching-data reporting modulePAWLOWSKI J THOMAS·Filed 2009·Granted Oct 2, 2012·91 cites·38 claims
- 0297US6938142B2Multi-bank memory accesses using posted writesMICRON TECHNOLOGY INC·Filed 2002·Granted Aug 30, 2005·109 cites·34 claims
- 0396US9600191B2Systems and methods for reordering packet transmissions in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2015·Granted Mar 21, 2017·12 cites·26 claims
- 0496US8413007B2Memory system and method using ECC with flag bit to identify modified dataPAWLOWSKI J THOMAS·Filed 2011·Granted Apr 2, 2013·19 cites·43 claims
- 0595US7916554B2Multi-bank memory accesses using posted writesROUND ROCK RES LLC·Filed 2007·Granted Mar 29, 2011·31 cites·17 claims
- 0695US7900120B2Memory system and method using ECC with flag bit to identify modified dataMICRON TECHNOLOGY INC·Filed 2006·Granted Mar 1, 2011·30 cites·31 claims
- 0794US9823864B2Systems and methods for throttling packet transmission in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2015·Granted Nov 21, 2017·6 cites·18 claims
- 0894US8214672B2Method and systems for power consumption management of a pattern-recognition processorPAWLOWSKI J THOMAS·Filed 2009·Granted Jul 3, 2012·27 cites·34 claims
- 0994US7505330B2Phase-change random access memory employing read before write for resistance stabilizationMICRON TECHNOLOGY INC·Filed 2006·Granted Mar 17, 2009·39 cites·33 claims
- 1093US9690502B2Systems and methods for segmenting data structures in a memory systemMICRON TECHNOLOGY INC·Filed 2015·Granted Jun 27, 2017·5 cites·20 claims
- 1193US9477636B2Memory having internal processors and data communication methods in memoryWALKER ROBERT M·Filed 2009·Granted Oct 25, 2016·25 cites·30 claims
- 1292US7894289B2Memory system and method using partial ECC to achieve low power refresh and fast access to dataMICRON TECHNOLOGY INC·Filed 2006·Granted Feb 22, 2011·19 cites·52 claims
- 1390US11194480B2Systems and methods for packing data in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2019·Granted Dec 7, 2021·2 cites·12 claims
- 1490US10146457B2Systems and methods for reordering packet transmissions in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2017·Granted Dec 4, 2018·3 cites·20 claims
- 1590US10042750B2Apparatuses and methods for adaptive control of memory using an adaptive memory controller with a memory management hypervisorMICRON TECHNOLOGY INC·Filed 2013·Granted Aug 7, 2018·11 cites·27 claims
- 1690US9286161B2Memory system and method using partial ECC to achieve low power refresh and fast access to dataMICRON TECHNOLOGY INC·Filed 2014·Granted Mar 15, 2016·8 cites·10 claims
- 1788US7729191B2Memory device command decoding system and memory device and processor-based system using sameMICRON TECHNOLOGY INC·Filed 2007·Granted Jun 1, 2010·15 cites·23 claims
- 1887US6189073B1Method of emulating a dual-port memory device using an internally cached static random access memory architectureMICRON TECHNOLOGY INC·Filed 1998·Granted Feb 13, 2001·120 cites·22 claims
- 1986US8719516B2Memory having internal processors and methods of controlling memory accessWALKER ROBERT M·Filed 2009·Granted May 6, 2014·15 cites·27 claims
- 2086US5729497AMethod of using parity and ECC bits to increase the yield of non-parity ECC devicesMICRON TECHNOLOGY INC·Filed 1996·Granted Mar 17, 1998·62 cites·21 claims
- 2185US8601341B2Memory system and method using ECC with flag bit to identify modified dataMICRON TECHNOLOGY INC·Filed 2013·Granted Dec 3, 2013·6 cites·21 claims
- 2285US8359517B2Memory system and method using partial ECC to achieve low power refresh and fast access to dataMICRON TECHNOLOGY INC·Filed 2011·Granted Jan 22, 2013·6 cites·12 claims
- 2384US9612972B2Apparatuses and methods for pre-fetching and write-back for a segmented cache memoryMICRON TECHNOLOGY INC·Filed 2012·Granted Apr 4, 2017·7 cites·31 claims
- 2483US12259829B2Memory having internal processors and data communication methods in memoryLODESTAR LICENSING GROUP LLC·Filed 2024·Granted Mar 25, 2025·0 cites·20 claims
- 2583US8880974B2Memory system and method using ECC with flag bit to identify modified dataMICRON TECHNOLOGY INC·Filed 2013·Granted Nov 4, 2014·5 cites·20 claims
- 2682US10409680B1Progressive length error control codeMICRON TECHNOLOGY INC·Filed 2018·Granted Sep 10, 2019·3 cites·6 claims
- 2782US10019369B2Apparatuses and methods for pre-fetching and write-back for a segmented cache memoryMICRON TECHNOLOGY INC·Filed 2017·Granted Jul 10, 2018·3 cites·16 claims
- 2881US9633713B2Memory device command receiving and decoding methodsMICRON TECHNOLOGY INC·Filed 2016·Granted Apr 25, 2017·4 cites·38 claims
- 2980US9733847B2Systems and methods for transmitting packets in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2015·Granted Aug 15, 2017·2 cites·28 claims
- 3080US9411694B2Correcting recurring errors in memoryMICRON TECHNOLOGY INC·Filed 2014·Granted Aug 9, 2016·5 cites·25 claims
- 3180US2025199970A1Memory having internal processors and data communication methods in memoryLODESTAR LICENSING GROUP LLC·Filed 2025·Application pending·0 cites
- 3279US8832522B2Memory system and method using partial ECC to achieve low power refresh and fast access to dataMICRON TECHNOLOGY INC·Filed 2013·Granted Sep 9, 2014·4 cites·10 claims
- 3379US7225312B2Multi-bank memory accesses using posted writesMICRON TECHNOLOGY INC·Filed 2005·Granted May 29, 2007·7 cites·17 claims
- 3477US11914530B2Memory having internal processors and data communication methods in memoryLODESTAR LICENSING GROUP LLC·Filed 2022·Granted Feb 27, 2024·0 cites·21 claims
- 3577US11526280B2Scalable memory system protocol supporting programmable number of levels of indirectionMICRON TECHNOLOGY INC·Filed 2021·Granted Dec 13, 2022·0 cites·20 claims
- 3677US11461019B2Systems and methods for packing data in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2021·Granted Oct 4, 2022·0 cites·20 claims
- 3777US9747048B2Systems and methods for packing data in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2015·Granted Aug 29, 2017·1 cites·19 claims
- 3877US9389833B2Method and system to dynamically power-down a block of a pattern-recognition processorPAWLOWSKI J THOMAS·Filed 2012·Granted Jul 12, 2016·3 cites·25 claims
- 3977US5787489ASynchronous SRAM having pipelined enableMICRON TECHNOLOGY INC·Filed 1997·Granted Jul 28, 1998·41 cites·22 claims
- 4076US11531472B2Scalable memory system protocol supporting programmable number of levels of indirectionMICRON TECHNOLOGY INC·Filed 2021·Granted Dec 20, 2022·0 cites·20 claims
- 4176US10921995B2Systems and methods for packing data in a scalable memory system protocolMICRON TECHNOLOGY INC·Filed 2019·Granted Feb 16, 2021·0 cites·20 claims
- 4276US9026485B2Pattern-recognition processor with matching-data reporting moduleMICRON TECHNOLOGY INC·Filed 2014·Granted May 5, 2015·5 cites·21 claims
- 4375US8769213B2Multi-port memory and operationSKINNER DAN·Filed 2009·Granted Jul 1, 2014·10 cites·36 claims
- 4475US5848431ASynchronous SRAMs having multiple chip select inputs and a standby chip enable inputMICRON TECHNOLOGY INC·Filed 1995·Granted Dec 8, 1998·33 cites·21 claims
- 4574US11461017B2Systems and methods for improving efficiencies of a memory systemMICRON TECHNOLOGY INC·Filed 2020·Granted Oct 4, 2022·0 cites·20 claims
- 4674US6215724B1Circuit and method for eliminating idle cycles in a memory deviceMICRON TECHNOLOGY INC·Filed 2000·Granted Apr 10, 2001·14 cites·51 claims
- 4773US11003363B2Scalable memory system protocol supporting programmable number of levels of indirectionMICRON TECHNOLOGY INC·Filed 2018·Granted May 11, 2021·0 cites·9 claims
- 4873US5917772AData input circuit for eliminating idle cycles in a memory deviceMICRON TECHNOLOGY INC·Filed 1997·Granted Jun 29, 1999·22 cites·13 claims
- 4971US10152113B2Dynamic power-down of a block of a pattern-recognition processorMICRON TECHNOLOGY INC·Filed 2016·Granted Dec 11, 2018·1 cites·23 claims
- 5071US7151709B2Memory device and method having programmable address configurationsMICRON TECHNOLOGY INC·Filed 2004·Granted Dec 19, 2006·13 cites·53 claims
Showing the top 50 of 103 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when J. Thomas Pawlowski files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →