Inventor · disambiguated record
Nitin D. Godiwala
Also filed as: GODIWALA NITIN · GODIWALA NITIN D · GODIWALA NITIN DHIROOBHAI
21 granted patents·2 pending applications·756 citations·filing 1992–2014
96Inventor score
Files withDIGITAL EQUIPMENT CORP9SICORTEX INC6EMULEX DESIGN & MFG CORP3CAVIUM INC2COMPAQ COMPUTER CORP1
Top patents by PatentIndex Score
23 records- 0187US7773618B2System and method for preventing deadlock in richly-connected multi-processor computer system using dynamic assignment of virtual channelsSICORTEX INC·Filed 2006·Granted Aug 10, 2010·18 cites·14 claims
- 0286US7689856B2Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing systemSICORTEX INC·Filed 2006·Granted Mar 30, 2010·15 cites·3 claims
- 0385US5319766ADuplicate tag store for a processor having primary and backup cache memories in a multiprocessor computer systemDIGITAL EQUIPMENT CORP·Filed 1992·Granted Jun 7, 1994·119 cites·2 claims
- 0484US7283471B2System and method for regulating message flow in a digital data networkEMULEX DESIGN & MFG CORP·Filed 2003·Granted Oct 16, 2007·40 cites·16 claims
- 0584US6570850B1System and method for regulating message flow in a digital data networkGIGANET INC·Filed 1998·Granted May 27, 2003·145 cites·30 claims
- 0682US9838471B2Method and an apparatus for work request arbitration in a network processorCAVIUM INC·Filed 2014·Granted Dec 5, 2017·6 cites·22 claims
- 0781US5361267AScheme for error handling in a computer systemDIGITAL EQUIPMENT CORP·Filed 1992·Granted Nov 1, 1994·93 cites·3 claims
- 0880US7773616B2System and method for communicating on a richly connected multi-processor computer system using a pool of buffers for dynamic association with a virtual channelSICORTEX INC·Filed 2006·Granted Aug 10, 2010·10 cites·16 claims
- 0973US9811467B2Method and an apparatus for pre-fetching and processing work for procesor cores in a network processorCAVIUM INC·Filed 2014·Granted Nov 7, 2017·3 cites·13 claims
- 1073US5555382AIntelligent snoopy bus arbiterDIGITAL EQUIPMENT CORP·Filed 1994·Granted Sep 10, 1996·62 cites·5 claims
- 1172US5629950AFault management scheme for a cache memoryDIGITAL EQUIPMENT CORP·Filed 1996·Granted May 13, 1997·62 cites·10 claims
- 1268US6077306ABus interface slicing mechanism allowing for a control/data path sliceCOMPAQ COMPUTER CORP·Filed 1999·Granted Jun 20, 2000·43 cites·17 claims
- 1367US5712858ATest methodology for exceeding tester pin count for an asic deviceDIGITAL EQUIPMENT CORP·Filed 1996·Granted Jan 27, 1998·33 cites·5 claims
- 1461US5553258AMethod and apparatus for forming an exchange address for a system with different size cachesDIGITAL EQUIPMENT CORP·Filed 1994·Granted Sep 3, 1996·36 cites·4 claims
- 1559US7295557B2System and method for scheduling message transmission and processing in a digital data networkEMULEX DESIGN & MFG CORP·Filed 2004·Granted Nov 13, 2007·5 cites·7 claims
- 1654US6791948B1Distributed switch and connection control arrangement and method for digital communications networkEMULEX CORP·Filed 1999·Granted Sep 14, 2004·40 cites·8 claims
- 1744US7773617B2System and method for arbitration for virtual channels to prevent livelock in a richly-connected multi-processor computer systemSICORTEX INC·Filed 2006·Granted Aug 10, 2010·0 cites·16 claims
- 1843US6795442B1System and method for scheduling message transmission and processing in a digital data networkEMULEX DESIGN & MFG CORP·Filed 1998·Granted Sep 21, 2004·15 cites·20 claims
- 1943US2008107116A1Large scale multi-processor system with a link-level interconnect providing in-order packet deliverySICORTEX INC·Filed 2006·Application pending·0 cites
- 2043US2008109672A1Large scale computing system with multi-lane mesochronous data transfers among computer nodesSICORTEX INC·Filed 2006·Application pending·0 cites
- 2133US5274628AMultisignal synchronizer with shared last stageDIGITAL EQUIPMENT CORP·Filed 1992·Granted Dec 28, 1993·6 cites·25 claims
- 2231US5305354AAborting synchronizerDIGITAL EQUIPMENT CORP·Filed 1992·Granted Apr 19, 1994·3 cites·12 claims
- 2330US5918029ABus interface slicing mechanism allowing for a control/data-path sliceDIGITAL EQUIPMENT CORP·Filed 1997·Granted Jun 29, 1999·2 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Nitin D. Godiwala files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →