Inventor · disambiguated record

Hartmut Schwermer

Also filed as: SCHWERMER HARTMUT · SCHWERMER HARTMUT R

7 granted patents·264 citations·filing 1989–2002

89Inventor score

Technology areasG06F

Files withIBM7

Top patents by PatentIndex Score

7 records

0182US6968476B2Checkpointing a superscalar, out-of-order processor for error recoveryIBM·Filed 2002·Granted Nov 22, 2005·33 cites·13 claims
0282US5276814AMethod for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous busesIBM·Filed 1989·Granted Jan 4, 1994·63 cites·13 claims
0369US5925124ADynamic conversion between different instruction codes by recombination of instruction elementsIBM·Filed 1997·Granted Jul 20, 1999·63 cites·20 claims
0462US5199106AInput output interface controller connecting a synchronous bus to an asynchronous bus and methods for performing operations on the busIBM·Filed 1990·Granted Mar 30, 1993·42 cites·11 claims
0552US5930491AIdentification of related instructions resulting from external to internal translation by use of common ID field for each groupIBM·Filed 1997·Granted Jul 27, 1999·26 cites·20 claims
0648US5509124ACoupled synchronous-asychronous bus structure for transferring data between a plurality of peripheral input/output controllers and a main data storeIBM·Filed 1995·Granted Apr 16, 1996·18 cites·5 claims
0748US5455916AMethod for performing inter-unit data transfer operations among a plurality of input/output bus interface units coupled to a common asynchronous busIBM·Filed 1995·Granted Oct 3, 1995·19 cites·10 claims

Join the waitlist — get patent alerts

Get an alert when Hartmut Schwermer files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →