Inventor · disambiguated record
Salem Derisavi
Also filed as: DERISAVI SALEM
5 granted patents·12 citations·filing 2011–2018
73Inventor score
Technology areasG06F
Top patents by PatentIndex Score
5 records- 0186US9971858B1Method and apparatus for performing register retiming in the presence of false path timing analysis exceptionsALTERA CORP·Filed 2015·Granted May 15, 2018·5 cites·22 claims
- 0283US9710591B1Method and apparatus for performing register retiming in the presence of timing analysis exceptionsALTERA CORP·Filed 2015·Granted Jul 18, 2017·4 cites·24 claims
- 0378US10339238B2Method and apparatus for performing register retiming in the presence of timing analysis exceptionsALTERA CORP·Filed 2017·Granted Jul 2, 2019·2 cites·24 claims
- 0458US10671781B2Method and apparatus for performing register retiming in the presence of false path timing analysis exceptionsALTERA CORP·Filed 2018·Granted Jun 2, 2020·0 cites·21 claims
- 0552US8990791B2Intraprocedural privatization for shared array references within partitioned global address space (PGAS) languagesDERISAVI SALEM·Filed 2011·Granted Mar 24, 2015·1 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Salem Derisavi files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →