Inventor · disambiguated record
Robert Giterman
Also filed as: GITERMAN ROBERT
9 granted patents·2 pending applications·16 citations·filing 2015–2025
81Inventor score
Files withUNIV BAR ILAN4ECOLE POLYTECHNIQUE FED LAUSANNE EPFL2BAR LLAN UNIV1BAR-ILAN UNIV1BIRAD—RESEARCH & DEV COMPANY LTD1
Top patents by PatentIndex Score
11 records- 0182US12068027B2Fin field-effect transistor (FinFET) based semiconductor memory array having memory cells using a reduced surface areaECOLE POLYTECHNIQUE FED LAUSANNE EPFL·Filed 2022·Granted Aug 20, 2024·1 cites·20 claims
- 0279US9691445B2Transistor gain cell with feedbackBAR-ILAN UNIV·Filed 2015·Granted Jun 27, 2017·6 cites·14 claims
- 0378US11586778B2Secured memoryUNIV BAR ILAN·Filed 2018·Granted Feb 21, 2023·3 cites·25 claims
- 0475US10811073B2Dynamic memory physical unclonable functionBIRAD—RESEARCH & DEV COMPANY LTD·Filed 2019·Granted Oct 20, 2020·2 cites·8 claims
- 0573US11127455B2Fin-FET gain cellsUNIV BAR ILAN·Filed 2019·Granted Sep 21, 2021·2 cites·12 claims
- 0656US10497410B2High-density memory macroMELLANOX TECHNOLOGIES LTD·Filed 2018·Granted Dec 3, 2019·1 cites·11 claims
- 0756US10002660B2Transistor gain cell with feedbackUNIV BAR ILAN·Filed 2017·Granted Jun 19, 2018·1 cites·17 claims
- 0852US2025285672A1Dynamic gain cell with reduced leakageECOLE POLYTECHNIQUE FED LAUSANNE EPFL·Filed 2025·Application pending·0 cites
- 0949US2025331152A1Compact gain cellRAAAM MEMORY TECH LTD·Filed 2024·Application pending·0 cites
- 1040US11309008B2Gain cell embedded DRAM in fully depleted silicon-on-insulator technologyUNIV BAR ILAN·Filed 2019·Granted Apr 19, 2022·0 cites·29 claims
- 1127US10991421B2Complementary dual-modular redundancy memory cellBAR LLAN UNIV·Filed 2017·Granted Apr 27, 2021·0 cites·24 claims
Join the waitlist — get patent alerts
Get an alert when Robert Giterman files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →