Inventor · disambiguated record
Yanjing Ke
Also filed as: KE YANJING
13 granted patents·3 pending applications·89 citations·filing 2006–2022
91Inventor score
Top patents by PatentIndex Score
16 records- 0194US8674862B1Systems and methods for digital calibration of successive-approximation-register analog-to-digital converterLI WEI·Filed 2012·Granted Mar 18, 2014·19 cites·23 claims
- 0292US9231631B1Circuits and methods for adjusting the voltage swing of a signalALTERA CORP·Filed 2014·Granted Jan 5, 2016·18 cites·21 claims
- 0389US9748934B1Systems and methods for reducing power supply noise or jitterALTERA CORP·Filed 2015·Granted Aug 29, 2017·8 cites·19 claims
- 0488US11115177B2Methods and apparatus for performing clock and data duty cycle correction in a high-speed linkINTEL CORP·Filed 2018·Granted Sep 7, 2021·6 cites·18 claims
- 0587US8416001B2Techniques for reducing duty cycle distortion in periodic signalsDING WEIQI·Filed 2011·Granted Apr 9, 2013·8 cites·21 claims
- 0685US8837571B1Apparatus and methods for on-die instrumentationALTERA CORP·Filed 2013·Granted Sep 16, 2014·9 cites·20 claims
- 0781US8174294B1Configurable buffer circuits and methodsDING WEIQI·Filed 2010·Granted May 8, 2012·5 cites·20 claims
- 0880US9100112B1Latency built-in self-testALTERA CORP·Filed 2014·Granted Aug 4, 2015·5 cites·18 claims
- 0975US9054721B1Systems and methods for digital calibration of successive-approximation-register analog-to-digital converterALTERA CORP·Filed 2014·Granted Jun 9, 2015·4 cites·20 claims
- 1062US10340904B2Method and apparatus for phase-aligned 2X frequency clock generationALTERA CORP·Filed 2016·Granted Jul 2, 2019·1 cites·13 claims
- 1154US7861105B2Clock data recovery (CDR) system using interpolator and timing loop moduleANALOGIX SEMICONDUCTOR INC·Filed 2007·Granted Dec 28, 2010·3 cites·11 claims
- 1253US7692497B2PLLS covering wide operating frequency rangesANALOGIX SEMICONDUCTOR INC·Filed 2007·Granted Apr 6, 2010·3 cites·8 claims
- 1350US8395421B1Configurable buffer circuits and methodsDING WEIQI·Filed 2012·Granted Mar 12, 2013·0 cites·20 claims
- 1449US2023096585A1SYSTEMS AND METHODS FOR UCIe-AIB CHIPLET INTERFACE INTEROPERABILITYINTEL CORP·Filed 2022·Application pending·0 cites
- 1548US2008111919A1Multiplexed DVI and displayport transmitterANALOGIX SEMICONDUCTOR INC·Filed 2006·Application pending·0 cites
- 1647US2008117984A1Pre-Clock/Data Recovery Multiplexing of Input Signals in a HDMI Video ReceiverANALOGIX SEMICONDUCTOR INC·Filed 2007·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Yanjing Ke files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →