Inventor · disambiguated record
Batchu Naga Venkata Satyanarayana
Also filed as: SATYANARAYANA BATCHU NAGA VENKATA
4 granted patents·51 citations·filing 2007–2007
75Inventor score
Technology areasG06F
Files withIBM4
Top patents by PatentIndex Score
4 records- 0186US7669083B2System and method for re-shuffling test case instruction orders for processor design verification and validationIBM·Filed 2007·Granted Feb 23, 2010·22 cites·20 claims
- 0283US7747908B2System and method for creating different start cache and bus states using multiple test patterns for processor design verification and validationIBM·Filed 2007·Granted Jun 29, 2010·14 cites·20 claims
- 0382US7797650B2System and method for testing SLB and TLB cells during processor design verification and validationIBM·Filed 2007·Granted Sep 14, 2010·14 cites·20 claims
- 0458US8019566B2System and method for efficiently testing cache congruence classes during processor design verification and validationIBM·Filed 2007·Granted Sep 13, 2011·1 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Batchu Naga Venkata Satyanarayana files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →