Inventor · disambiguated record
Saurabh Morarka
Also filed as: MORARKA SAURABH
11 granted patents·5 pending applications·2 citations·filing 2013–2023
81Inventor score
Top patents by PatentIndex Score
16 records- 0192US11610995B2Methods of forming dislocation enhanced strain in NMOS and PMOS structuresDAEDALUS PRIME LLC·Filed 2022·Granted Mar 21, 2023·1 cites·10 claims
- 0282US2023197848A1Methods of forming dislocation enhanced strain in nmos and pmos structuresDAEDALUS PRIME LLC·Filed 2023·Application pending·0 cites
- 0379US11482618B2Methods of forming dislocation enhanced strain in NMOS and PMOS structuresDAEDALUS PRIME LLC·Filed 2022·Granted Oct 25, 2022·0 cites·13 claims
- 0476US11411110B2Methods of forming dislocation enhanced strain in NMOS and PMOS structuresINTEL CORP·Filed 2021·Granted Aug 9, 2022·0 cites·11 claims
- 0572US10396201B2Methods of forming dislocation enhanced strain in NMOS structuresINTEL CORP·Filed 2013·Granted Aug 27, 2019·1 cites·14 claims
- 0671US11869987B2Gate-all-around integrated circuit structures including varactorsINTEL CORP·Filed 2022·Granted Jan 9, 2024·0 cites·20 claims
- 0765US11107920B2Methods of forming dislocation enhanced strain in NMOS structuresINTEL CORP·Filed 2019·Granted Aug 31, 2021·0 cites·10 claims
- 0861US11417781B2Gate-all-around integrated circuit structures including varactorsINTEL CORP·Filed 2020·Granted Aug 16, 2022·0 cites·7 claims
- 0954US12457778B2Conductive contacts wrapped around epitaxial source or drain regionsINTEL CORP·Filed 2022·Granted Oct 28, 2025·0 cites·20 claims
- 1050US12382721B2Integrated circuit structures having cut metal gates with dielectric spacer fillINTEL CORP·Filed 2021·Granted Aug 5, 2025·0 cites·18 claims
- 1150US2023299135A1Partial gate cut structures in an integrated circuitINTEL CORP·Filed 2022·Application pending·0 cites
- 1248US2023420578A1Varactor device with backside electrical contactINTEL CORP·Filed 2022·Application pending·0 cites
- 1347US2022399445A1Conductive via bar self-aligned to gate endINTEL CORP·Filed 2021·Application pending·0 cites
- 1446US11961836B2FinFET varactor quality factor improvementINTEL CORP·Filed 2018·Granted Apr 16, 2024·0 cites·10 claims
- 1546US11515424B2Field-effect transistors with asymmetric gate stacksINTEL CORP·Filed 2019·Granted Nov 29, 2022·0 cites·20 claims
- 1634US2018240874A1Resistance reduction under transistor spacersINTEL CORP·Filed 2015·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Saurabh Morarka files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →