Inventor · disambiguated record
Arun Sundaresan Iyer
Also filed as: IYER ARUN · IYER ARUN S · IYER ARUN SUNDARESAN
11 granted patents·3 pending applications·23 citations·filing 2006–2022
85Inventor score
Top patents by PatentIndex Score
14 records- 0170US9372499B2Low insertion delay clock doubler and integrated circuit clock distribution system using sameADVANCED MICRO DEVICES INC·Filed 2014·Granted Jun 21, 2016·3 cites·19 claims
- 0267US8584065B2Method and apparatus for designing an integrated circuitIYER ARUN·Filed 2011·Granted Nov 12, 2013·5 cites·20 claims
- 0365US8120406B2Sequential circuit with dynamic pulse width controlIYER ARUN·Filed 2009·Granted Feb 21, 2012·6 cites·9 claims
- 0463US9639488B2Encoding valid data states in source synchronous bus interfaces using clock signal transitionsADVANCED MICRO DEVICES INC·Filed 2014·Granted May 2, 2017·2 cites·18 claims
- 0563US9319037B2Self-adjusting clock doubler and integrated circuit clock distribution system using sameADVANCED MICRO DEVICES INC·Filed 2014·Granted Apr 19, 2016·2 cites·20 claims
- 0662US9494649B2Adaptive digital delay line for characterization of clock uncertaintiesADVANCED MICRO DEVICES INC·Filed 2012·Granted Nov 15, 2016·2 cites·17 claims
- 0754US8593177B2Integrated circuit with timing aware clock-tree and method for designing such an integrated circuitIYER ARUN SUNDARESAN·Filed 2012·Granted Nov 26, 2013·3 cites·18 claims
- 0850US10805643B2Adaptive error-controlled dynamic voltage and frequency scaling for low power video codecsADVANCED MICRO DEVICES INC·Filed 2016·Granted Oct 13, 2020·0 cites·21 claims
- 0946US2023403415A1Adaptive Decoder-Driven Encoder ReconfigurationADVANCED MICRO DEVICES INC·Filed 2022·Application pending·0 cites
- 1043US11881862B2Mitigation of duty-cycle distortionQUALCOMM INC·Filed 2021·Granted Jan 23, 2024·0 cites·39 claims
- 1140US10247770B2Gate oxide soft breakdown detection circuitADVANCED MICRO DEVICES INC·Filed 2016·Granted Apr 2, 2019·0 cites·20 claims
- 1237US8504866B2Supplying hysteresis effect mitigated clock signals based on silicon-test characterized parameterIYER ARUN·Filed 2010·Granted Aug 6, 2013·0 cites·14 claims
- 1332US2018115306A1Low power master-slave flip-flopADVANCED MICRO DEVICES INC·Filed 2016·Application pending·0 cites
- 1428US2008186070A1Higher operating frequency latch circuitIYER ARUN SUNDARESAN·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Arun Sundaresan Iyer files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →