Inventor · disambiguated record
Eric Scheuerlein
Also filed as: SCHEUERLEIN ERIC
3 granted patents·1 pending application·31 citations·filing 2005–2006
64Inventor score
Top patents by PatentIndex Score
4 records- 0188US7472030B2Dual mode single temperature trimmingNAT SEMICONDUCTOR CORP·Filed 2006·Granted Dec 30, 2008·27 cites·22 claims
- 0256US7230472B1Base current cancellation for bipolar junction transistor current summing bias voltage generatorNAT SEMICONDUCTOR CORP·Filed 2005·Granted Jun 12, 2007·4 cites·20 claims
- 0331US7480190B1Known default data state EPROMNAT SEMICONDUCTOR CORP·Filed 2006·Granted Jan 20, 2009·0 cites·13 claims
- 0425US2008030240A1Low systematic offset, temperature independent voltage bufferingSCHEUERLEIN ERIC·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Eric Scheuerlein files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →